# DALLAS SEMICONDUCTOR

# DS33Z11 Ethernet Mapper


#### www.maxim-ic.com

#### **GENERAL DESCRIPTION**

The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 (LAPS) for transmission over a PDH/TDM data stream. The serial link supports bidirectional-synchronous interconnect up to 52Mbps over xDSL, T1/E1/J1, T3/E3, V.35/Optical, OC-1/EC-1, or SONET/SDH Tributary.

The device performs store-and-forward of packets with full wire-speed transport capability. The built-in Committed Information Rate (CIR) controller provides fractional bandwidth allocation up to the line rate in increments of 512kbps. The DS33Z11 can operate with an inexpensive external processor, EEPROM or in a stand-alone hardware mode.

### FUNCTIONAL DIAGRAM



#### **FEATURES**

- 10/100 IEEE 802.3 Ethernet MAC (MII and RMII) Half/Full Duplex with Automatic Flow Control
- 52Mbps Synchronous TDM Serial Port with Independent Transmit and Receive Timing
- HDLC/LAPS Encapsulation with Programmable FCS and Interframe Fill
- Committed Information Rate Controller Provides Fractional Allocations in 512kbps Increments
- Programmable BERT for Serial (TDM) Interface
- External 16MB, 100MHz SDRAM Buffering
- Parallel Microprocessor Interface
- SPI Interface and Hardware Mode for Operation Without a Host Processor
- Also Available in a 100-Ball, 10mm CSBGA—the Hardware/SPI Mode-Only DS33ZH11
- 1.8V Operation with 3.3V Tolerant I/O
- IEEE 1149.1 JTAG Support

Feature Highlights continued on page 8.

### **APPLICATIONS**

Transparent LAN Service LAN Extension Ethernet Delivery Over T1/E1/J1, T3/E3, OC-1/EC-1, G.SHDSL, or HDSL2/4

### **ORDERING INFORMATION**

PART	TEMP RANGE	PIN-PACKAGE		
DS33Z11	-40°C to +85°C	169 CSBGA		
DS33ZH11	-40°C to +85°C	100 CSBGA		

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>www.maxim-ic.com/errata</u>.

# TABLE OF CONTENTS

1	DESCRIPTION	7
2	FEATURE HIGHLIGHTS	8
	2.1 GENERAL	-
	2.2 SERIAL INTERFACE	
	2.3 HDLC	
	2.4 COMMITTED INFORMATION RATE (CIR) CONTROLLER	
	2.5 X.86 SUPPORT 2.6 SDRAM INTERFACE	
	2.6       SDRAM INTERFACE	
	2.8 MICROPROCESSOR INTERFACE	
	2.9 SERIAL SPI INTERFACE—MASTER MODE ONLY	
	2.10 DEFAULT CONFIGURATIONS	
	2.11 TEST AND DIAGNOSTICS	
	2.12 SPECIFICATIONS COMPLIANCE	10
3	APPLICATIONS	11
4	ACRONYMS AND GLOSSARY	14
5	MAJOR OPERATING MODES	15
	BLOCK DIAGRAMS	
6		
7	PIN DESCRIPTIONS	
_	7.1 PIN FUNCTIONAL DESCRIPTION	
8	FUNCTIONAL DESCRIPTION	
	8.1 PROCESSOR INTERFACE	
	8.1.1 Read-Write/Data Strobe Modes	
	8.1.2 Clear on Read	
	8.1.3 Interrupt and Pin Modes	
	<ul> <li>8.2 SPI SERIAL EEPROM INTERFACE</li></ul>	
	8.3.1 Serial Interface Clock Modes	
	8.3.2 Ethernet Interface Clock Modes	
	8.4 Resets And Low Power Modes	
	8.5 INITIALIZATION AND CONFIGURATION	
	8.6 GLOBAL RESOURCES	35
	8.7 PER-PORT RESOURCES	
	8.8 DEVICE INTERRUPTS	
	8.9 SERIAL INTERFACE	
	8.10 CONNECTIONS AND QUEUES	
	8.11 ARBITER	
	8.12 FLOW CONTROL. 8.12.1 Full-Duplex Flow Control.	
	8.12.2 Half Duplex Flow control	
	8.12.3 Host-Managed Flow control	
	8.13 ETHERNET INTERFACE PORT.	
	8.13.1 DTE and DCE Mode	
	8.14 ETHERNET MAC	
	8.14.1 MII Mode Options	48
	8.14.2 RMII Mode	
	8.14.3 PHY MII Management Block and MDIO Interface	
	8.15 BERT.	
	8.15.1 Receive Data Interface	
	8.15.2 Repetitive Pattern Synchronization	

	8.15.3	3 Pattern Monitoring	. 52
		Pattern Generation	
		RANSMIT PACKET PROCESSOR	
		ECEIVE PACKET PROCESSOR	
		86 ENCODING AND DECODING	
		DMMITTED INFORMATION RATE CONTROLLER	
	8.20 H	ARDWARE MODE	.61
9	DEVI	CE REGISTERS	65
	9.1 R	EGISTER BIT MAPS	66
	9.1.1	Global Register Bit Map	
	9.1.2	Arbiter Register Bit Map	
	9.1.3	BERT Register Bit Map	
	9.1.4	Serial Interface Register Bit Map	
	9.1.5	Ethernet Interface Register Bit Map	
	9.1.6	MAC Register Bit Map	
		LOBAL REGISTER DEFINITIONS	
		RBITER REGISTERS	
	9.3.1		
	9.4 BI	ERT REGISTERS	
	9.5 SI	ERIAL INTERFACE REGISTERS	.88
	9.5.1	Serial Interface Transmit and Common Registers	. 88
	9.5.2	Serial Interface Transmit Register Bit Descriptions	.88
	9.5.3	Transmit HDLC Processor Registers	.89
	9.5.4	X.86 Registers	
	9.5.5	Receive Serial Interface	.98
	9.6 E <sup>-</sup>	THERNET INTERFACE REGISTERS	
	9.6.1	Ethernet Interface Register Bit Descriptions1	111
	9.6.2	MAC Registers1	123
10	) FUN	CTIONAL TIMING 1	39
10			
10	10.1 Fu	INCTIONAL SERIAL I/O TIMING	139
10	10.1 Fu 10.2 M	INCTIONAL SERIAL I/O TIMING	39  40
	10.1 Fu 10.2 M 10.3 SI	INCTIONAL SERIAL I/O TIMING	39  40  42
10	10.1 Fu 10.2 M 10.3 SI <b>OPE</b>	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b>
	10.1 Fu 10.2 M 10.3 SI <b>I OPE</b> 11.1 Tr	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145
	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145
	10.1 FU 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.3 TH	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145 146
	10.1 Ft 10.2 M 10.3 SI <b>I OPE</b> 11.1 Tr 11.2 Tr 11.3 Tr 11.4 R	INCTIONAL SERIAL I/O TIMING	39  40  42 <b>44</b>  45  45  46  47
	10.1 Fu 10.2 M 10.3 SI <b>I OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148
	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 R	INCTIONAL SERIAL I/O TIMING	<ul> <li>139</li> <li>140</li> <li>142</li> <li>145</li> <li>145</li> <li>145</li> <li>146</li> <li>147</li> <li>148</li> <li>149</li> </ul>
	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.7 M	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145 146 147 148 149 150
	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.7 M 11.8 TH	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151
	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.6 RH 11.7 M 11.8 TH 11.9 RH	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 146 147 148 149 150 151 152
	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.6 RH 11.7 M 11.8 TH 11.9 RH 11.10 SI	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145 145 146 147 148 149 150 151 152 153
	10.1 Fu 10.2 M 10.3 SI 10.3 SI 10.4 CPE 11.1 TH 11.2 TH 11.2 TH 11.3 TH 11.4 RU 11.5 TH 11.6 RU 11.7 M 11.8 TH 11.9 RU 11.10 SU 11.11 AU	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145 145 146 147 148 149 150 151 152 153 155
	10.1 Fu 10.2 M 10.3 SI 10.3 SI 10.4 CPE 11.1 Th 11.2 Th 11.2 Th 11.3 Th 11.4 Ru 11.5 Th 11.6 Ru 11.7 M 11.8 Th 11.7 M 11.8 Th 11.9 Ru 11.10 SI 11.11 Au 11.12 EI	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151 152 153 155 158
11	10.1 Fu 10.2 M 10.3 SI 10.3 SI 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.7 M 11.8 TH 11.9 RH 11.10 SI 11.11 AU 11.12 EH 11.13 JT	II AND RMII INTERFACES	139 140 142 145 145 145 146 147 148 149 150 151 152 153 155 158
11	10.1 Fu 10.2 M 10.3 SI 10.3 SI 10.4 CPE 11.1 TH 11.2 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.7 M 11.6 RH 11.7 M 11.8 TH 11.9 RH 11.10 SH 11.11 AU 11.12 EH 11.13 JT 2 JTAC	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151 152 153 155 158 159 <b>60</b>
11	10.1       Fu         10.2       M         10.3       SI         1       OPEI         11.1       Th         11.2       Th         11.3       Th         11.4       Ri         11.5       Th         11.6       Ri         11.7       M         11.8       Th         11.9       Ri         11.10       SI         11.11       AG         11.12       EI         11.13       JT         2       JTAC         12.1       JT	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151 152 153 155 158 159 <b>60</b> 160
11	10.1       Fu         10.2       M         10.3       SI         1       OPEI         11.1       Th         11.2       Th         11.3       Th         11.4       Ri         11.5       Th         11.6       Ri         11.7       M         11.8       Th         11.9       Ri         11.10       SI         11.11       AG         11.12       EI         11.13       JT         2       JTAC         12.1       JT         12.2       IN	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151 152 155 158 159 <b>60</b> 160 163
11	10.1 Fu 10.2 M 10.3 SI <b>I OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.5 TH 11.6 RH 11.7 M 11.8 TH 11.9 RH 11.10 SI 11.11 AU 11.12 EH 11.13 JT <b>2 JTAC</b> 12.1 JT 12.2 IN 12.2 IN 12.2.1	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145 146 147 148 149 150 151 152 155 158 159 <b>60</b> 163 164
11	10.1 Fu 10.2 M 10.3 SI <b>OPEI</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.6 RH 11.7 M 11.8 TH 11.9 RH 11.10 SI 11.11 AU 11.12 EH 11.13 JT <b>2 JTAC</b> 12.1 JT 12.2 IN 12.2.2	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151 152 153 155 158 159 <b>60</b> 160 163 164 164
11	10.1 Fu 10.2 M 10.3 SI <b>OPE</b> 11.1 TH 11.2 TH 11.3 TH 11.4 RH 11.5 TH 11.6 RH 11.6 RH 11.7 M 11.8 TH 11.9 RH 11.10 SI 11.11 AU 11.12 EH 11.13 JT <b>2 JTAC</b> 12.1 JT 12.2 IN 12.2 IN 12.2 SI	INCTIONAL SERIAL I/O TIMING	139         140         142         145         145         145         145         145         145         145         145         145         145         145         145         145         145         145         145         150         151         152         153         155         158         160         163         164         164         164
11	10.1 FU 10.2 M 10.3 SI 10.3 SI 10.4 CPE 11.1 TH 11.2 TH 11.2 TH 11.3 TH 11.4 RI 11.5 TH 11.6 RI 11.6 RI 11.7 M 11.8 TH 11.9 RI 11.10 SI 11.11 AU 11.12 EI 11.13 JT 2 JTAC 12.1 JT 12.2 IN 12.2 IN 12.2.2 12.2.2	INCTIONAL SERIAL I/O TIMING	139 140 142 145 145 145 146 147 148 149 150 151 152 153 155 158 159 <b>60</b> 163 164 164 164
11	10.1 FU 10.2 M 10.3 SI 10.3 SI 10.4 CPE 11.1 TH 11.2 TH 11.2 TH 11.3 TH 11.4 RU 11.5 TH 11.4 RU 11.5 TH 11.6 RU 11.7 M 11.8 TH 11.9 RU 11.10 SU 11.11 AU 11.12 EU 11.13 JT 2 JTAC 12.2 IN 12.2 IN 12.2 IN 12.2.2 12.2.2 12.2.2	INCTIONAL SERIAL I/O TIMING	139 140 142 <b>44</b> 145 145 145 146 147 148 149 155 155 158 159 <b>60</b> 164 164 164 164

12.3	JTAG ID CODES	
12.4	TEST REGISTERS	
12.5	BOUNDARY SCAN REGISTER	
12.6	BYPASS REGISTER	
	IDENTIFICATION REGISTER.	
12.8	JTAG FUNCTIONAL TIMING	165
13 P/	ACKAGE INFORMATION	167
13.1	PACKAGE OUTLINE DRAWING OF 169-BALL CSBGA (VIEW FROM BOTTOM OF DEVICE)	
	PACKAGE OUTLINE DRAWING OF 100-BALL CSBGA (DS33ZH11 ONLY)	
14 RE	EVISION HISTORY	169

# LIST OF FIGURES

Figure 3-1 Ethernet to WAN Extension (No Framing)	11
Figure 3-2 Ethernet to WAN Extension (T1E1 Framing and LIU)	12
Figure 3-3 Ethernet to WAN Extension with T3/E3 Framing	12
Figure 3-4 Ethernet over DSL	
Figure 3-5 Copper to Fiber Connection	13
Figure 6-1 Detailed Block Diagram	
Figure 7-1 DS33Z11 169-Ball CSBGA Pinout	
Figure 7-2 DS33ZH11 100-Ball CSBGA Pinout (Hardware or SPI Mode Only)	28
Figure 8-1 Clocking for the DS33Z11	
Figure 8-2 Device Interrupt Information Flow Diagram	
Figure 8-3 Flow Control Using Pause Control Frame	
Figure 8-4 IEEE 802.3 Ethernet Frame	43
Figure 8-5 Configured as DTE Connected to an Ethernet PHY in MII Mode	45
Figure 8-6 DS33Z11 Configured as a DCE in MII Mode	46
Figure 8-7 RMII Interface	48
Figure 8-8 MII Management Frame	49
Figure 8-9 PRBS Synchronization State Diagram	
Figure 8-10 Repetitive Pattern Synchronization State Diagram	52
Figure 8-11 LAPS Encoding of MAC Frames Concept	
Figure 8-12 X.86 Encapsulation of the MAC field	57
Figure 8-13 CIR in the WAN Transmit Path	60
Figure 10-1 TX Serial Interface Functional Timing	139
Figure 10-2 RX Serial Interface Functional Timing	139
Figure 10-3 Transmit Byte Sync Functional timing	
Figure 10-4 Receive Byte Sync Functional Timing	140
Figure 10-5 MII Transmit Functional Timing	
Figure 10-6 MII Transmit Half Duplex with a Collision Functional Timing	141
Figure 10-7 MII Receive Functional Timing	
Figure 10-8 RMII Transmit Interface Functional Timing	141
Figure 10-9 RMII Receive Interface Functional Timing	
Figure 10-10 SPI Master Functional Timing	142
Figure 11-1 Transmit MII Interface	146
Figure 11-2 Receive MII Interface Timing	147
Figure 11-3 Transmit RMII Interface	
Figure 11-4 Receive RMII Interface Timing	
Figure 11-5 MDIO Timing	
Figure 11-6 Transmit WAN Timing	151
Figure 11-7 Receive WAN timing	152
Figure 11-8 SDRAM Interface Timing	154
Figure 11-9 Intel Bus Read Timing (HWMODE = 0, MODEC = 00)	156
Figure 11-10 Intel Bus Write Timing (HWMODE = 0, MODEC = 00)	156
Figure 11-11 Motorola Bus Read Timing (HWMODE = 0, MODEC = 01)	157
Figure 11-12 Motorola Bus Write Timing (HWMODE = 0, MODEC = 01)	
Figure 11-13 EEPROM Interface Timing	
Figure 11-14 JTAG Interface Timing Diagram	159
Figure 12-1 JTAG Functional Block Diagram	160
Figure 12-2 TAP Controller State Diagram	163
Figure 12-3 JTAG Functional Timing	166

# LIST OF TABLES

Table 2-1 T1-Related Telecommunications Specifications	10
Table 7-1 Detailed Pin Descriptions	17
Table 8-1 Clocking Options for the Ethernet Interface	
Table 8-2 Reset Functions	34
Table 8-3 Registers Related to Connections and Queues	
Table 8-4 Options for Flow Control	
Table 8-5 Registers Related to Setting the Ethernet Port	44
Table 8-6 MAC Control Registers	47
Table 8-7 MAC Status Registers	47
Table 8-8 Hardware Mode and Typical Applications	
Table 8-9 Specific Functional Default Values for Hardware Mode	62
Table 8-10 Hardware Mode Pins	
Table 9-1 Register Address Map	65
Table 9-2 Global Register Bit Map	66
Table 9-3 Arbiter Register Bit Map	67
Table 9-4 BERT Register Bit Map	67
Table 9-5 Serial Interface Register Bit Map	68
Table 9-6 Ethernet Interface Register Bit Map	70
Table 9-7 MAC Indirect Register Bit Map	71
Table 10-1 EEPROM Program Memory Map	
Table 10-2 EEPROM Program Sequence and Example for Indirect MAC Registers	143
Table 11-1 Recommended DC Operating Conditions	
Table 11-2 DC Electrical Characteristics	
Table 11-3 SDRAM Interface Timing	153
Table 12-1 Instruction Codes for IEEE 1149.1 Architecture	164
Table 12-2 ID Code Structure	165

# 1 DESCRIPTION

The DS33Z11 provides interconnection and mapping functionality between Ethernet Packet Systems and WAN Time-Division Multiplexed (TDM) systems such as T1/E1/J1, HDSL, and T3/E3. The device is composed of a 10/100 Ethernet MAC, Packet Arbiter, Committed Information Rate controller (CIR), HDLC/X.86 (LAPS) mapper, SDRAM interface, control ports, and bit error-rate tester (BERT). The packet interface consists of an Ethernet interface using several physical-layer protocols. The Ethernet interface can be configured for 10 Mbps or 100 Mbps service. The DS33Z11 encapsulates Ethernet traffic with HDLC or X.86 (LAPS) to be transmitted over the WAN interface. The WAN interface also receives encapsulated Ethernet packets and transmits the extracted packets over the Ethernet port. The WAN physical interface supports a serial data stream up to 52 Mbps. The WAN interface can be seamlessly connected to the Dallas Semiconductor/Maxim T1/E1/J1 framers, line interface units (LIUs), and single-chip transceivers (SCTs). The WAN interface can also be seamlessly connected to the Dallas Semiconductor/Maxim T3/E3/STS-1 framers, LIUs, and SCTs to provide T3, E3, and STS1 connectivity. Refer to *Application Note 3411: DS33Z11—Ethernet LAN to Unframed T1/E1 WAN Bri*dge for an example of a complete LAN to WAN solution.

The DS33Z11 is controlled through an 8-bit microcontroller port. A serial EEPROM (SPI) interface and hardware mode are also included for applications without a host processor. The DS33Z11 has a 100MHz SDRAM controller and interfaces to a 32-bit wide 128 Mbit SDRAM. The SDRAM is used to buffer the data from the Ethernet and WAN ports for transport. The external SDRAM can accommodate up to 8192 frames with a maximum frame size of 2016 bytes.

Operation without an external host simplifies and reduces the cost of typical applications such as connectivity to T1/T3 and E1/E3 front ends. The DS33Z11 operates with a 1.8V core supply and 3.3V I/O supply.

# 2 FEATURE HIGHLIGHTS

### 2.1 General

- 169-pin CSBGA package (DS33Z11)
- 100-pin CSBGA package for hardware/SPI modes only (DS33ZH11)
- 1.8V supply with 3.3V tolerant inputs and outputs
- IEEE 1149.1 JTAG boundary scan
- Software access to device ID and silicon revision
- Development support includes evaluation kit, driver source code, and reference designs

### 2.2 Serial Interface

- Supports line speeds up to 52 Mbps
- Supports data enable and gapped clocking
- Supports byte synchronization input and output for X.86 applications

### 2.3 HDLC

- One HDLC controller engine
- Compatible with polled or interrupt driven environments
- Programmable FCS insertion and extraction
- Programmable FCS type
- Supports FCS error insertion
- Programmable packet size limits (minimum 64 bytes and maximum 2016 bytes)
- Supports bit stuffing/destuffing
- Selectable packet scrambling/descrambling (X<sup>43</sup> + 1)
- Separate FCS errored packet and aborted packet counts
- Programmable inter-frame fill for transmit HDLC

### 2.4 Committed Information Rate (CIR) Controller

- CIR rate controller limits transmission of data from the Ethernet interface to the serial interface
- CIR granularity at 512 kbps
- CIR Averaging for smoothing traffic peaks

### 2.5 X.86 Support

- Programmable X.86 address/control fields for transmit and receive
- Programmable 2-byte protocol (SAPI) field for transmit and receive
- 32 bit FCS
- Transmit Transparency processing—7E is replaced by 7D, 5E
- Transmit Transparency processing-7D replaced by 7D, 5D
- Receive rate adaptation (7D, DD) is deleted
- Receive Transparency processing—7D, 5E is replaced by 7E
- Receive Transparency processing—7D, 5D is replaced by 7D
- Receive Abort Sequence the LAPS packet is dropped if 7D7E is detect
- Self-synchronizing  $X^{43}$  + 1 payload scrambling.
- Frame indication due to bad address/control/SAPI, FCS error, abort sequence, or frame size longer than preset max

### 2.6 SDRAM Interface

- Interface for 128 Mb, 32-bit wide SDRAM
- SDRAM Interface speed up to 100 MHz
- Auto refresh timing
- Automatic precharge
- Master clock provided to the SDRAM
- No external components required for SDRAM connectivity

### 2.7 MAC Interface

- MAC port with standard MII (less TX\_ER) or RMII
- 10 Mbps and 100 Mbps Data rates
- Configurable DTE or DCE modes
- Facilitates auto-negotiation by host microprocessor
- Programmable half and full-duplex modes
- Flow control for both half-duplex (back-pressure) and full-duplex (PAUSE) modes
- Programmable Maximum MAC frame size up to 2016 bytes
- Minimum MAC frame size: 64 bytes
- Discards frames greater than Programmed Maximum MAC frame size and Runt, non-octet bounded, or bad-FCS frames upon reception
- Configurable for promiscuous broadcast-discard mode.
- Programmable threshold for SDRAM queues to initiate flow control and status indication
- MAC loopback support for transmit data looped to Receive Data at the MII/RMII interface

### 2.8 Microprocessor Interface

- 8-bit data bus
- Nonmultiplexed Intel and Motorola timing modes
- Internal software reset and external hardware reset-input pin
- Global interrupt output pin

### 2.9 Serial SPI Interface—Master Mode Only

- Provides chip select and clock for external EEPROM
- Operation up to 8.33 MHz
- 4-signal interface

### 2.10 Default Configurations

- Default Hardware Configuration for operation without an external microprocessor
- Hardware modes set for easy connection to T1/T3 E1/E3 WAN systems
- Hardware pins provide some flexibility for configuration

### 2.11 Test and Diagnostics

- IEEE 1149.1 support
- Programmable on-chip BERT
- Patterns include pseudorandom QRSS, Daly, and user-defined repetitive patterns
- Loopbacks (remote, local, analog, and per-channel loopback)

# 2.12 Specifications Compliance

The DS33Z11 meets relevant telecommunications specifications. The following table provides the specifications and relevant sections that are applicable to the DS33Z11.

### Table 2-1 T1-Related Telecommunications Specifications

IEEE 802.3-2002—CSMA/CD access method and physical layer specifications
RFC1662—PPP in HDLC-like framing
RFC2615—PPP over SONET/SDH
X.86—Ethernet over LAPS
RMII—Industry Implementation Agreement for "Reduced MII Interface," Sept 1997


# **3 APPLICATIONS**

The DS33Z11 is designed for use in the following applications:

- Transparent LAN Service
- LAN Extension
- Ethernet Delivery Over T1/E1/J1, T3/E3, OC-1/EC-1, G.SHDSL, or HDSL2/4

Refer also to Application Note 3411: DS33Z11—Ethernet LAN to Unframed T1/E1 WAN Bridge for an example of a complete LAN to WAN design.










Figure 3-2 Ethernet to WAN Extension (T1E1 Framing and LIU)


### Figure 3-3 Ethernet to WAN Extension with T3/E3 Framing



### Figure 3-4 Ethernet over DSL



### Figure 3-5 Copper to Fiber Connection



# 4 ACRONYMS AND GLOSSARY

- BERT: Bit Error-Rate Tester
- DCE: Data Communication Interface
- DTE: Data Terminating Interface
- FCS: Frame Check Sequence
- HDLC: High-Level Data Link Control
- MAC: Media Access Control
- MII: Media Independent Interface
- RMII: Reduced Media Independent Interface
- WAN: Wide Area Network

**Note 1:** Previous versions of this document used the term "Subscriber" to refer to the Ethernet Interface function. The register names have been allowed to remain with a "SU." prefix to avoid register renaming.

**Note 2:** Previous versions of this document used the term "Line" to refer to the Serial Interface. The register names have been allowed to remain with a "LI." prefix to avoid register renaming.

**Note 3:** The terms "Transmit Queue" and "Receive Queue" are with respect to the Ethernet Interface. The Receive Queue is the queue for the data that arrives on the MII/RMII interface, is processed by the MAC and stored in the SDRAM. Transmit queue is for data that arrives from the Serial port, is processed by the HDLC and stored in the SDRAM to be sent to the MAC transmitter.

# 5 MAJOR OPERATING MODES

The DS33Z11 has three major modes of operation: microprocessor controlled, EEPROM initialized, and Hardware mode.


Microprocessor control is possible through the 8-bit parallel control port. More information on microprocessor control is available in Section 8.1.

EEPROM initialization is enabled by the built-in SPI master that reads a serial EEPROM connected to the SPI port after device reset and initializes the device. More information on EEPROM operation is available in Section <u>8.2</u>.

Hardware mode allows configuration of the device without a host microprocessor or EEPROM. More information on Hardware mode is available in Section <u>8.20</u>.

# 6 BLOCK DIAGRAMS

### Figure 6-1 Detailed Block Diagram



# 7 PIN DESCRIPTIONS

### 7.1 Pin Functional Description

Note that all digital pins are IO pins in JTAG mode. This feature increases the effectiveness of board level ATPG patterns. JTAG pins are not available on the Hardware mode/SPI-only DS33ZH11 (10mm CSBGA)

Note: I = Input; O = Output; Ipu = Input, with pullup; Oz = Output, with tri-state; IO = Bidirectional pin; IOz = Bidirectional pin, with tri-state

NAME	PIN # DS33Z11 CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION
				TERFACE IO PINS
TCLKI	F1	B1	I	Serial Interface Transmit Clock Input: The clock reference for TSER, which is output on the rising edge of the clock. TCLKI supports gapped clocking, up to a maximum frequency of 52 MHz.
TSER	F2	A2	0	<b>Transmit Serial Data Output:</b> Output on the rising edge of TCLKI. Selective clock periods can be skipped for output of TSER dependent on the TDEN settings or gapped clock input (TCLKI). The maximum data rate is 52 Mbps.
TDEN/ TBSYNC	F5		Ю	<ul> <li>Transmit Data Enable (Input): The transmit data enable is programmable to selectively block/enable the transmit data. The TDEN signal must occur one clock edge prior to the affected data bit. The active polarity of TDEN is programmable in register LI.TSLCR. It is recommended for both T1/E1 and T3/E3 applications that use gapped clocks. The TDEN signal is provided for interfacing to framers that do not have a gapped clock facility.</li> <li>Transmit Byte Sync (Output): This output can be used by an external Serial to Parallel to convert TSER stream to byte wide data. This output indicates the last bit of the byte data sent serially on TSER. This signal is only active in the X.86 Mode.</li> <li>Note that while in Hardware mode with HDLC (non X.86) operation, this pin must be tied high.</li> </ul>
RCLKI	G2	B2	I	Serial Interface Receive Clock Input: Reference clock for receive serial data on RSER. Gapped clocking is supported, up to the maximum RCLKI frequency of 52 MHz.
RSER	H1	В3	I	<b>Receive Serial Data Input:</b> Receive Serial data arrives on the rising edge of the clock.

Table 7-1 Detailed Pin Descriptions

NAME	PIN # DS33Z11 CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION
				<b>Receive Data Enable:</b> The receive data enable is programmable to block the receive data. The RDEN must be coincident with the RSER data bit to be blocked or enabled. The active polarity of RDEN is programmable in register LI.RSLCR. It is recommended for both T1/E1 and T3/E3 applications that use gapped clocks. The RDEN signal is provided for interfacing to framers that do not have a gapped clock facility.
RDEN/ RBSYNC	H2	_	I	<b>Receive Byte Synchronization Input:</b> Provides byte synchronization input to X.86 decoder. This signal will go high at the first bit of the byte as it arrives. This signal can occur at maximum rate every 8 bits. Note that a long as the Z11 receives one RBSYNC indicator. The X.86 receiver will determine the byte boundary. Hence the Z11 does not require a continuous 8-bit sync indicator. A new sync pulse is required if the byte boundary changes.
				Note that while in Hardware mode with HDLC (non X.86) operation, this pin must be tied high.
			MII/	RMII PORT
REF_CLK	D13	_	I	Reference Clock (RMII and MII): When in RMII mode, all signals from the PHY are synchronous to this clock input for both transmit and receive. This required clock can be up to 50 MHz and should have ±100 ppm accuracy. When in MII mode in DCE operation, the DS33Z11 uses this input to generate the RX_CLK and TX_CLK outputs as required for the Ethernet PHY interface. When the MII interface is used with DTE operation, this clock is not required and should be tied low.
REF_CLKO	E13	G10	0	<b>Reference Clock Output (RMII and MII):</b> A derived clock output up to 50 MHz, generated by internal division of the SYSCLKI signal. Frequency accuracy of the REF_CLKO signal will be proportional to the accuracy of the user- supplied SYSCLKI signal. This output can be used for the RMII/MII interface clock by external connection to REF_CLK. This capability eliminates the need for an additional 50 MHz (RMII) or 25 MHz (MII) PHY reference oscillator. See Section <u>8.3.2</u> for more information.
TX_CLK	A8	A6	Ю	<b>Transmit Clock (MII):</b> Timing reference for TX_EN and TXD[3:0]. The TX_CLK frequency is 25 MHz for 100 Mbps operation and 2.5 MHz for 10 Mbps operation. In DTE mode, this is a clock input provided by the PHY. In DCE mode, this is an output derived from REF_CLK providing 2.5 MHz (10 Mbps operation) or 25 MHz (100 Mbps operation).

NAME	<b>PIN #</b> <b>DS33Z11</b> CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION	
TX_EN	E10	B6	0	<b>Transmit Enable (MII):</b> This pin is asserted high when data TXD [3:0] is being provided by the DS33Z11. The signal is deasserted prior to the first nibble of the next frame. This signal is synchronous with the rising edge TX_CLK. It is asserted with the first bit of the preamble.	
				<b>Transmit Enable (RMII):</b> When this signal is asserted, the data on TXD [1:0] is valid. This signal is synchronous to the REF_CLK.	
TXD[0]	B9	A8		<b>Transmit Data 0 through 3(MII):</b> TXD [3:0] is presented synchronously with the rising edge of TX_CLK. TXD [0] is	
TXD[1]	C9	B7	0	the least significant bit of the data. When TX_EN is low the data on TXD should be ignored.	
TXD[2]	D9	B8	Ū	Transmit Data 0 through 1(RMII): Two bits of data TXD	
TXD[3]	E9	A9		[1:0] presented synchronously with the rising edge of REF_CLK.	
RX_CLK	A10	B10	Ю	<b>Receive Clock (MII):</b> Timing reference for RX_DV, RX_ERR and RXD[3:0], which are clocked on the rising edge. RX_CLK frequency is 25 MHz for 100 Mbps operation and 2.5 MHz for 10 Mbps operation. In DTE mode, this is a clock input provided by the PHY. In DCE mode, this is an output derived from REF_CLK providing 2.5 MHz (10 Mbps operation) or 25 MHz (100 Mbps operation).	
RXD[0]	B11	D9	- 1		<b>Receive Data 0 through 3(MII):</b> Four bits of received data, sampled synchronously with the rising edge of RX_CLK. For every clock cycle, the PHY transfers 4 bits to
RXD[1]	C11	D10		the DS33Z11. RXD[0] is the least significant bit of the data. Data is not considered valid when RX_DV is low.	
RXD[2]	D11	C9			<b>Receive Data 0 through 1(RMII):</b> Two bits of received data, sampled synchronously with REF_CLK with 100
RXD[3]	A11	C10		Mbps Mode. Accepted when CRS_DV is asserted. When configured for 10 Mbps Mode, the data is sampled once every 10 clock periods.	
RX_DV	D10	A10	I	<b>Receive Data Valid (MII):</b> This active high signal indicates valid data from the PHY. The data RXD is ignored if RX_DV is not asserted high.	
RX_CRS/ CRS_DV	C8	C8	I	<ul> <li>Receive Carrier Sense (MII): Should be asserted (high) when data from the PHY (RXD[3:0) is valid. For each clock pulse 4 bits arrive from the PHY. Bit 0 is the least significant bit. In DCE mode, connect to V<sub>DD</sub>.</li> <li>Carrier Sense/Receive Data Valid (RMII): This signal is asserted (high) when data is valid from the PHY. For each clock pulse 2 bits arrive from the PHY. In DCE mode, this signal must be grounded.</li> </ul>	

NAME	PIN # DS33Z11 CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION
RX_ERR	B12	B9	I	<b>Receive Error (MII):</b> Asserted by the MAC PHY for one or more RX_CLK periods indicating that an error has occurred. Active High indicates Receive code group is invalid. If CRS_DV is low, RX_ERR has no effect. This is synchronous with RX_CLK. In DCE mode, this signal must be grounded.
				Receive Error (RMII): Signal is synchronous to REF_CLK.
COL_DET	B13	_	I	<b>Collision Detect (MII):</b> Asserted by the MAC PHY to indicate that a collision is occurring. In DCE Mode this signal should be connected to ground. This signal is only valid in half duplex mode, and is ignored in full duplex mode
MDC	C12	_	0	<b>Management Data Clock (MII):</b> Clocks management data between the PHY and DS33Z11. The clock is derived from the REF_CLK, with a maximum frequency is 1.67 MHz. The user must leave this pin unconnected in the DCE Mode.
MDIO	C13	_	10	<b>MII Management Data IO (MII):</b> Data path for control information between the PHY and DS33Z11. When not used, pull to logic high externally through a $10k\Omega$ resistor. The MDC and MDIO pins are used to write or read up to 32 Control and Status Registers in 32 PHY Controllers. This port can also be used to initiate Auto-Negotiation for the PHY. The user must leave this pin unconnected in the DCE Mode.
			MICR	O PORT/SPI
		Potential		Address Bit 0: Address bit 0 of the microprocessor interface. Least Significant Bit
A0/BREO	A1	future revision to add on ball A5	I	<b>BREO (Hardware Mode):</b> Used in Hardware Mode to reverse the ordering of HDLC transmit and receive functions. Active high input. When 0, the first bit received is the MSB. When 1, bit the first bit received is the LSB. The software registers used for control of this function are LI.RPPCL and LI.TPPCL.
				Address Bit 1: Address bit 1 of the microprocessor interface.
A1/SCD	B1	Potential future revision to add on ball D8		<b>SCD (Hardware Mode):</b> Used in Hardware Mode to disable X <sup>43</sup> +1 bit scrambling for both the transmit and receive paths. Applies to HDLC and X.86 transport. When 1, X <sup>43</sup> +1 scrambling is disabled. When 0, X <sup>43</sup> +1 scrambling is enabled. The software registers used for control of this function are LI.RPPCL and LI.TPPCL.

NAME	PIN # DS33Z11 CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION
A2/X86ED	A2	Potential future revision to add on ball B4	_	<ul> <li>Address Bit 2: Address bit 2 of the microprocessor interface.</li> <li>X86ED (Hardware Mode): When in Hardware Mode, setting this pin high enables X.86 encapsulation for both the transmit and receive data. When 0, HDLC encapsulation is used. The register used to control this function in Software Mode is LI.TX86EDE.</li> </ul>
A3	B2			Address Bit 3: Address bit 3 of the microprocessor interface.
A4	C2	_		Address Bit 4: Address bit 4 of the microprocessor interface.
A5	A3	_		Address Bit 5: Address bit 5 of the microprocessor interface.
A6	В3	_	_	Address Bit 6: Address bit 6 of the microprocessor interface.
A7	C3	_	_	Address Bit 7: Address bit 7 of the microprocessor interface.
A8	A4	—		Address Bit 8: Address bit 8 of the microprocessor interface.
A9	B4	_		Address Bit 9: Address bit 9 of the microprocessor interface. Most Significant Bit.
D0/MOSI	A5	E8	IOZ	<b>Data Bit 0:</b> Bi-directional data bit 0 of the microprocessor interface. Least Significant Bit. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ . <b>Master Out Slave In (SPI Mode):</b> Data stream that provides the instruction and address information to the external EEPROM when in SPI Master Mode. MOSI is updated on the rising edge when CKPHA is set high, and on the falling edge when set low.
D1/MISO	A6	E9	IOZ	<b>Data Bit 1:</b> Bidirectional data bit 1 of the microprocessor interface. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ . <b>Master In Slave Out (SPI Mode):</b> Data path from the SPI EEPROM to the DS33Z11. Must be synchronous with SPICK. The Serial EEPROM SPI Interface will provide data to the DS33Z11, MSB first. MISO is sampled on the falling edge when CKPHA is set high, and on the rising edge when set low.
D2/SPICK	Α7	E10	IOZ	<b>Data Bit 2:</b> Bidirectional data bit 2 of the microprocessor interface. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ . <b>SPICK:</b> Provides clocking for SPI transactions.
D3	B5	_	IOZ	<b>Data Bit 3:</b> Bidirectional data bit 3 of the microprocessor interface. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ .
D4	B6		IOZ	<b>Data Bit 4:</b> Bidirectional data bit 4 of the microprocessor interface. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ .
D5	В7	—	IOZ	<b>Data Bit 5:</b> Bidirectional data bit 5 of the microprocessor interface. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ .

NAME	<b>PIN #</b> <b>DS33Z11</b> CSBGA (169)	<b>PIN #</b> <b>DS33ZH11</b> BGA(100)	TYPE	FUNCTION
D6	C5	—	IOZ	<b>Data Bit 6:</b> Bidirectional data bit 6 of the microprocessor interface. Not driven when $\overline{CS} = 1$ or $\overline{RST} = 0$ .
D7	C6	_	IOZ	<b>Data Bit 7:</b> Bidirectional data bit 7 of the microprocessor interface. Most Significant Bit. $\overline{CS} = 1$ or $\overline{RST} = 0$ .
SPI_CS	B8	B5	Ο	Active-Low SPI Chip Select: Provides the chip select to the external EEPROM, when the SPI port is in master mode.
СКРНА	F6	_	I	<b>SPI Clock Phase:</b> MISO is sampled on the falling edge when CKPHA is set high, and on the rising edge when set low.
				MOSI is updated on the rising edge when CKPHA is set high, and on the falling edge when set low.
CS	C1		Ι	Active-Low Chip Select: This pin must be taken low for read/write operations. When $\overline{CS}$ is high, the $\overline{RD}/\overline{DS}$ and $\overline{WR}$ signals are ignored.
	RD/DS E1 —		I	Active-Low Read-Data Strobe (Intel Mode): The DS33Z11 drives the data bus (D0-D7) with the contents of the addressed register while $\overline{RD}$ and $\overline{CS}$ are both low.
HD/D0			I	Active-Low Data Strobe (Motorola Mode): Used to latch data through the microprocessor interface. $\overline{\text{DS}}$ must be low during read and write operations.
WR/RW	WR/RW E2 —		I	Active-Low Write (Intel Mode): The DS33Z11 captures the contents of the data bus (D0-D7) on the rising edge of $\overline{\text{WR}}$ and writes them to the addressed register location. $\overline{\text{CS}}$ must be held low during write operations.
				<b>Read Write (Motorola Mode):</b> Used to indicate read or write operation. $R\overline{W}$ must be set high for a register read cycle and low for a register write cycle.
ĪNT	F3	_	OZ	Active-Low Interrupt Output: Outputs a logic zero when an unmasked interrupt event is detected. $\overline{INT}$ is deasserted when all interrupts have been acknowledged and serviced. Inactive state is programmable in register GL.CR1.
RST	D8	C1	I	Active-Low Reset: An active low signal on this pin resets the internal registers and logic. This pin should remain low until power, SYSCLKI, RX_CLK, and TX_CLK are stable, then set high for normal operation. This input requires a clean edge with a rise time of 25ns or less to properly reset the device.
HWMODE	D5	A3	I	<b>Hardware Mode:</b> Connect to $V_{DD}$ to place the device in Hardware Mode. MODEC[1:0] determines the default hardware setting to be used. This pin must be held low for control by a microprocessor or an external EEPROM.

NAME	PIN # DS33Z11 CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION
MODEC[0]	D6			Mode Control: <u>Software Mode Options (HWMODE = 0)</u> 00 = Read/Write Strobe Used (Intel Mode) 01 = Data Strobe Used (Motorola Mode) 10 –SPI Master Mode (External EEPROM) 11- Reserved. Do not use. <u>Hardware Mode Options (HWMODE = 1)</u>
MODEC[1]	D7	A4	I	00 = Default Hardware Mode. See <u>Table 8-8</u> . 01 = Reserved. Do not use. 10 = Reserved. Do not use. 11 = Reserved. Do not use. Note that in the 100-pin CSBGA (DS33ZH11) package, only MODEC[1] is available to the user. MODEC[0] is internally connected to V <sub>SS</sub> .
DCEDTES	A13		I	<b>DCE or DTE Selection</b> : The user must set this pin high for DCE Mode selection or low for DTE Mode. This input affects operation in both software and hardware mode. In DCE Mode, the DS33Z11 MAC port can be directly connected to another MAC. In DCE Mode, the Transmit clock (TX_CLK) and Receive clock (RX_CLK) are output by the DS33Z11. Note that there is no software bit selection of DCEDTES. Note that DCE Mode is only relevant when the MAC interface is in MII mode.
RMIIMIIS	C4	_	I	<b>RMII or MII Selection:</b> Set high to configure the MAC for RMII interfacing. Set low for MII interfacing.
FULLDS	A9		I	<b>Full Duplex Selection (Hardware Mode):</b> When in Hardware Mode, this pin selects full duplex MAC operation when set high. If low, the MAC will operate in half duplex mode. In software mode, this pin has no effect and duplex selection is controlled in the SU.GCR register.
H10S	B10	_	I	<b>100Mb/10Mb (Hardware Mode):</b> When in Hardware Mode, this pin selects the packet PHY data rate. Set high for 100 Mbps. Set low for the MII/RMII interface to run at 10 Mbps. In the software mode this pin has no effect and the rate selection is controlled in the <b>SU.GCR</b> register. Note that in the 100-pin CSBGA (DS33ZH11) package, this pin is internally tied to V <sub>DD</sub> .
AFCS	C10	_	I	Automatic Flow Control (Hardware Mode): When in Hardware Mode, set high to enable automatic flow control pause and backpressure application. In the software mode this pin has no effect and the rate selection is controlled by the SU.GCR register. Note that in the 100-pin CSBGA (DS33ZH11) package, this pin is internally tied to V <sub>DD</sub> .

NAME	PIN # DS33Z11	PIN # DS33ZH11				
	CSBGA (169)	BGA(100)		1 SNOTION		
	0020/((00)	201 (100)	SDRAM	CONTROLLER		
SDATA[0]	M1	H1				
SDATA[1]	L2	F2				
SDATA[2]	N1	J1				
SDATA[3]	M2	D2				
SDATA[4]	N2	K1				
SDATA[5]	N4	K2	_			
SDATA[6]	N3	J2	-			
SDATA[7]	L4	C3				
SDATA[8]	J3 M3	D3 E2	-			
SDATA[9] SDATA[10]	H3	C2				
SDATA[10]	J1	F1	-			
SDATA[11]	J2	G1	1	SDRAM Data Bus (Bits 0 through 31): The 32 pins of the		
SDATA[13]	K1	D1	1	SDRAM data bus are inputs for read operations and		
SDATA[14]	K2	D2	]	outputs for write operations. At all other times, these pins		
SDATA[15]	L1	E1	IOZ	are high-impedance.		
SDATA[16]	M12	K6	102			
SDATA[17]	H11	G7		Note: All SDRAM operations are controlled entirely by the		
SDATA[18]	M11	J7		DS33Z11. No user programming for SDRAM buffering is required.		
SDATA[19]	N13	K8		required.		
SDATA[20] SDATA[21]	N11 L13	K7 J8	-			
SDATA[21]	N12	H7	-			
SDATA[22]	K13	K9				
SDATA[24]	J13	J9				
SDATA[25]	J12	H8				
SDATA[26]	H13	H9				
SDATA[27]	H12	C7				
SDATA[28]	G12	G9				
SDATA[29]	F11	G8	-			
SDATA[30]	G11	G6	-			
SDATA[31]	L10 N9	C6 J5	0			
SDA[0]			-			
SDA[1]	N10	K5	4			
SDA[2]	L11	H6	4	SDRAM Address Bus 0 through 11: The 12 pins of the		
SDA[3]	K11	F9		SDRAM address bus output the row address first, followed		
SDA[4]	L7	C4		by the column address. The row address is determined by SDA0 to SDA11 at the rising edge of clock. Column		
SDA[5]	L8	H4		address is determined by SDA0-SDA9 and SDA11 at the		
SDA[6]	L9	G5	1	rising edge of the clock. SDA10 is used as an auto- precharge signal.		
SDA[7]	L5	G4	1			
SDA[8]	M5	F8	1	Note: All SDRAM operations are controlled entirely by the DS33Z11. No user programming for SDRAM buffering is		
SDA[9]	M7	F5	1	required.		
SDA[10]	M8	H5	1			
SDA[11]	N8	K4	1			

NAME	PIN # DS33Z11 CSBGA (169)	PIN # DS33ZH11 BGA(100)	TYPE	FUNCTION			
SBA[0]	M6	F7		<b>SDRAM Bank Select:</b> These two bits select 1 of 4 banks for the read/write/precharge operations.			
SBA[1]	N7	J4	Ι	Note: All SDRAM operations are controlled entirely by the DS33Z11. No user programming for SDRAM buffering is required.			
SRAS	K6	K3	0	Active-Low SDRAM Row Address Strobe: Used to latch the row address on rising edge of SDCLKO. It is used with commands for Bank Activate, Precharge, and Mode Register Write.			
SCAS	H4	F4	O Active-Low SDRAM Column Address Strobe: Use latch the column address on the rising edge of SDCL is used with commands for Bank Activate, Precharge Mode Register Write.				
SWE	M4	G3	0	Active-Low SDRAM Write Enable: This output enables write operation and auto precharge.			
SDMASK[0]	N6	F3					
SDMASK[1]	G4	E3	0	<b>SDRAM Mask 0 through 3:</b> When high, a write is done fo that byte. The least significant byte is SDATA7 to SDATA0			
SDMASK[2]	M10	J6	0	The most significant byte is SDATA31 to SDATA24.			
SDMASK[3]	M9	C5					
SDCLKO	N5	J3	O (4mA)	<b>SDRAM CLK Out:</b> System clock output to the SDRAM. This clock is a buffered version of SYSCLKI.			
SYSCLKI	G13	K10	I	<b>System Clock In:</b> 100MHz System Clock input to the DS33Z11, used for internal operation. This clock is buffered and provided at SDCLKO for the SDRAM interface. The DS33Z11 also provides a divided version output at the REF_CLKO pin. A clock supply with ±100 ppm frequency accuracy is suggested.			
SDCS	L6	H3	0	Active-Low SDRAM Chip Select: This output enables SDRAM access.			
	•		QUE	UE STATUS			
QOVF	C7	_	0	<b>Queue Overflow:</b> This pin goes high when the transmit or receive queue has overflowed. This pin goes low when the high watermark is reached again. This pin functions in both software and hardware mode.			

	PIN #	PIN #	TYPE	FUNCTION
NAME	<b>DS33Z11</b> CSBGA (169)	<b>DS33ZH11</b> BGA(100)	TYPE	FUNCTION
			JTAG	INTERFACE
JTRST	E6	-	lpu	Active-Low JTAG Reset: $\overline{\rm JTRST}$ is used to asynchronously reset the test access port controller. After power-up, a rising edge on $\overline{\rm JTRST}$ will reset the test port and cause the device IO enter the JTAG DEVICE ID mode. Pulling $\overline{\rm JTRST}$ low restores normal device operation. $\overline{\rm JTRST}$ is pulled HIGH internally via a 10k $\Omega$ resistor operation. If boundary scan is not used, this pin should be held low.
JTCLK	D4	_	lpu	<b>JTAG Clock:</b> This signal is used to shift data into JTDI on the rising edge and out of JTDO on the falling edge.
JTDO	E5		Oz	<b>JTAG Data Out:</b> Test instructions and data are clocked out of this pin on the falling edge of JTCLK. If not used, this pin should be left unconnected.
JTDI	E4		lpu	<b>JTAG Data In:</b> Test instructions and data are clocked into this pin on the rising edge of JTCLK. This pin has a $10k\Omega$ pullup resistor.
JTMS	F7		lpu	<b>JTAG Mode Select:</b> This pin is sampled on the rising edge of JTCLK and is used to place the test access port into the various defined IEEE 1149.1 states. This pin has a $10k\Omega$ pullup resistor.
			POWE	R SUPPLIES
V <sub>DD3.3</sub>	G5–G10, H5–H10	A7, D4– D8, H10	Ι	Connect to 3.3V Power Supply
V <sub>DD1.8</sub>	D2, D3, D12, E3, E11, E12, F4, F10, J4, K4, L3, L12, M13	A1, F6, F10, H2, J10	I	Connect to 1.8V Power Supply
V <sub>SS</sub>	A12, D1, E7, E8, F8, F9, F12, F13, J5–J11, K3, K5, K7, K8, K9, K10, K12	A5, B4, E4–E7	I	Connect to the Common Supply Ground

i	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	A0	A2	A5	A8	D0	D1	D2	TX_CLK	FULLDS	RX_CLK	RXD3	VSS	DCEDTES
в	A1	A3	A6	A9	D3	D4	D5	SPI_CS	TXD0	H10S	RXD0	RX_ERR	COL_DET
С	CS	A4	A7	RMIIMIIS	D6	D7	QOVF	RX_CRS	TXD1	AFCS	RXD1	MDC	MDIO
D	VSS	VDD1.8	VDD1.8	JTCLK	HWMODE	MODEC0	MODEC1	RST	TXD2	RX_DV	RXD2	VDD1.8	REF_CLK
Е	RD/DS	$\overline{\mathrm{WR}}/\mathrm{R}\overline{\mathrm{W}}$	VDD1.8	JTDI	JTDO	JTRST	VSS	VSS	TXD3	TX_EN	VDD1.8	VDD1.8	REF_CLKO
F	TCLKI	TSER	ĪNT	VDD1.8	TDEN	СКРНА	JTMS	VSS	VSS	VDD1.8	SDATA29	VSS	VSS
G	N.C.	RCLKI	N.C.	SDMASK1	VDD3	VDD3	VDD3	VDD3	VDD3	VDD3	SDATA30	SDATA28	SYSCLKI
Н	RSER	RDEN	SDATA10	SCAS	VDD3	VDD3	VDD3	VDD3	VDD3	VDD3	SDATA17	SDATA27	SDATA26
J	SDATA11	SDATA12	SDATA8	VDD1.8	VSS	VSS	VSS	VSS	VSS	VSS	VSS	SDATA25	SDATA24
κ	SDATA13	SDATA14	VSS	VDD1.8	VSS	SRAS	VSS	VSS	VSS	VSS	SDA3	VSS	SDATA23
L	SDATA15	SDATA1	VDD1.8	SDATA7	SDA7	SDCS	SDA4	SDA5	SDA6	SDATA31	SDA2	VDD1.8	SDATA21
М	SDATA0	SDATA3	SDATA9	SWE	SDA8	SBA0	SDA9	SDA10	SDMASK3	SDMASK2	SDATA18	SDATA16	VDD1.8
Ν	SDATA2	SDATA4	SDATA6	SDATA5	SDCLKO	SDMASK0	SBA1	SDA11	SDA0	SDA1	SDATA20	SDATA22	SDATA19

# Figure 7-1 DS33Z11 169-Ball CSBGA Pinout

	1	2	3	4	5	6	7	8	9	10
A	VDD1.8	TSER	HWMODE	MODEC1	VSS (Future A0)	TX_CLK	VDD3	TXD0	TXD3	RX_DV
в	TCLKI	RCLKI	RSER	VSS (Future A2)	SPI_CS	TX_EN	TXD1	TXD2	RX_ERR	RX_CLK
с	RST	SDATA10	SDATA7	SDA4	SDMASK3	SDATA31	SDATA27	RX_CRS	RXD2	RXD3
D	SDATA13	SDATA14	SDATA8	VDD3	VDD3	VDD3	VDD3	VDD3 (Future A1)	RXD0	RXD1
Е	SDATA15	SDATA9	SDMASK1	VSS	VSS	VSS	VSS	MOSI	MISO	SPICK
F	SDATA11	SDATA1	SDMASK0	SCAS	SDA9	VDD1.8	SBA0	SDA8	SDA3	VDD1.8
G	SDATA12	SDATA3	SWE	SDA7	SDA6	SDATA30	SDATA17	SDATA29	SDATA28	REF_CLKO
н	SDATA0	VDD1.8	SDCS	SDA5	SDA10	SDA2	SDATA22	SDATA25	SDATA26	VDD3
J	SDATA2	SDATA6	SDCLKO	SBA1	SDA0	SDMASK2	SDATA18	SDATA21	SDATA24	VDD1.8
к	SDATA4	SDATA5	SRAS	SDA11	SDA1	SDATA16	SDATA20	SDATA19	SDATA23	SYSCLKI

Figure 7-2 DS33ZH11 100-Ball CSBGA Pinout (Hardware or SPI Mode Only)

Note that pins A5, D8, and B4 have been reserved for future device enhancements for addition of the signals A0, A1, and A2. These ball assignments will allow for the potential future revision to be placed in application designed for the initial device and maintain the same functionality.

Note that the JTAG pins are not available for use in the DS33ZH11 100-pin package.

# 8 FUNCTIONAL DESCRIPTION

The DS33Z11 provides interconnection and mapping functionality between Ethernet Packet Systems and WAN Time-Division Multiplexed (TDM) systems such as T1/E1/J1, HDSL, and T3/E3. The device is composed of a 10/100 Ethernet MAC, Packet Arbiter, Committed Information Rate controller (CIR), HDLC/X.86(LAPS) Mapper, SDRAM interface, control ports, and Bit Error Rate Tester (BERT).

The Ethernet Packet interface supports MII and RMII interfaces allowing DSZ33Z11 to connect to commercially available Ethernet PHY and MAC devices. The Ethernet interface can be configured for 10 Mbps or 100 Mbps service, in DTE and DCE configurations. The DS33Z11 MAC interface rejects frames with bad FCS and short frames (less than 64 bytes).

Ethernet frames are queued and stored in external 32-bit SDRAM. The DS33Z11 SDRAM controller enables connection to a 128Mbit SDRAM without external glue logic, at clock frequencies up to 100 MHz. The SDRAM is used for both the Transmit and Receive Data Queues. The Receive Queue stores data to be sent from the Packet interface to the WAN interface. The Transmit Queue stores data to be sent from the WAN interface to the Packet interface. The external SDRAM can accommodate up to 8192 frames with a maximum frame size of 2016 bytes. The sizing of the queues can be adjusted by software. The user can also program high and low watermarks for each queue that can be used for automatic or manual flow control. The packet data stored in the SDRAM is encapsulated in HDLC or X.86 (LAPS) to be transmitted over the WAN interface. The device also provides the capability for bit and packet scrambling.

The WAN interface also receives encapsulated Ethernet packets and transmits the extracted packets over the Ethernet port. The WAN physical interface supports serial data streams up to 52 Mbps. The WAN serial port can operate with a gapped clock, and can be connected to a framer, electrical LIU, optical transceiver, or T/E-Carrier transceiver for transmission to the WAN. The WAN interface can be seamlessly connected to the Dallas Semiconductor/Maxim T1/E1/J1 framers, LIUs, and SCTs. The WAN interface can also be seamlessly connected to the Dallas Semiconductor/Maxim T3/E3/STS-1 framers, LIUs, and SCTs to provide T3, E3, and STS1 connectivity.

The DS33Z11 can be configured through an 8-bit microprocessor interface port. A serial EEPROM (SPI) interface and hardware mode are also included for applications without a host microprocessor. Operation without an external host simplifies and reduces the cost of typical applications such as connectivity to T1/T3 and E1/E3 front ends. The DS33Z11 also provides two on-board clock dividers for the System Clock input and Reference Clock Input for the 802.3 interfaces, further reducing the need for ancillary devices.

### 8.1 Processor Interface

Microprocessor control of the DS33Z11 is accomplished through the 20 interface pins of the microprocessor port. The 8-bit parallel data bus can be configured for Intel or Motorola modes of operation with the two MODEC[1:0] pins. When MODEC[1:0] = 00 and HWMODE = 0, bus timing is in Intel mode, as shown in Figure 11-9 and Figure 11-10. When MODEC[1:0] = 01 and HWMODE = 0, bus timing is in Motorola mode, as shown in Figure 11-11 and Figure 11-12. The address space is mapped through the use of 8 address lines, A0-A7. Multiplexed Mode is not supported on the processor interface.

The Chip Select  $(\overline{CS})$  pin must be brought to a logic low level to gain read and write access to the microprocessor port. With Intel timing selected, the Read  $(\overline{RD})$  and Write  $(\overline{WR})$  pins are used to indicate read and write operations and latch data through the interface. With Motorola timing selected, the Read-Write  $(\overline{RW})$  pin is used to indicate read and write operations while the Data Strobe  $(\overline{DS})$  pin is used to latch data through the interface.

The interrupt output pin  $(\overline{INT})$  is an open-drain output that will assert a logic-low level upon a number of software maskable interrupt conditions. This pin is normally connected to the microprocessor interrupt input. The register map is shown in <u>Table 9-1</u>.

### 8.1.1 Read-Write/Data Strobe Modes

The processor interface can operate in either read-write strobe mode or data strobe mode. When MODEC[1:0] = 00 and HWMODE pin = 0 the read-write strobe mode is enabled and a negative pulse on  $\overline{\text{RD}}$  performs a read cycle, and a negative pulse on  $\overline{\text{WR}}$  performs a write cycle. When MODEC[1:0] pins = 01 and HWMODE pin = 0 the data strobe mode is enabled and a negative pulse on  $\overline{\text{DS}}$  when  $\overline{\text{RW}}$  is high performs a read cycle, and a negative pulse on  $\overline{\text{DS}}$  when  $\overline{\text{RW}}$  is low performs a write cycle. The read-write strobe mode is commonly called the "Intel" mode, and the data strobe mode is commonly called the "Motorola" mode.

#### 8.1.2 Clear on Read

The latched status registers will clear on a read access. It is important to note that in a multi-task software environment, the user should handle all status conditions of each register at the same time to avoid inadvertently clearing status conditions. The latched status register bits are carefully designed so that an event occurrence cannot collide with a user read access.

#### 8.1.3 Interrupt and Pin Modes

The interrupt  $(\overline{INT})$  pin is configurable to drive high or float when not active. The INTM bit controls the pin configuration, when it is set the  $\overline{INT}$  pin will drive high when not active. After reset, the  $\overline{INT}$  pin is in high-impedance mode until an interrupt source is active and enabled to drive the interrupt pin.

### 8.2 SPI Serial EEPROM Interface

The SPI interface is a 4 signal serial interface that allows connection to a serial EEPROM for initialization information. The DS33Z11 will act as an SPI Master when configured with MODEC[1:0] to read from an external Serial EEPROM. The reading sequence is commenced upon initial reset or rising edge of the RST input pin. The CKPHA pin controls the sampling and update edges of the MISO and MOSI signals. The MISO data can be sampled on rising or falling edge of SPICK. The MOSI (Master Out Slave In) can be selectively output on the rising or falling edge of SPICK. The SPICK is generated by the DS33Z11 at a frequency of 8.33 MHz. This frequency is derived from an external SYSCLKI (100 MHz). The instruction to initiate a read is 0000x011; this is followed by the address location 0. The SPI\_CS is low till the data addressed (Table 10-1) is read and latched. The DS33Z11 will provide the starting address (0000000) and the data is sequentially latched till the last data is read and latched. The MAC specific registers, which are addressed indirectly, are written at the end of the normal control registers. More details of the programming sequence an functional timing information can be found in Section <u>10.3</u>. The indirect registers related to the MAC are programmed using a special command format as shown in <u>Table 10-2</u>.

### 8.3 CLOCK STRUCTURE

The DS33Z11 clocks sources and functions are as follows:

- Serial Transmit Data (TCLKI) and Serial Receive Data (RCLKI) clock inputs are used to transfer data from the serial interface. These clocks can be continuous or gapped.
- System Clock (SYSCLKI) input. Used for internal operation. This clock input cannot be a gapped clock. A clock supply with ±100 ppm frequency accuracy is suggested. A buffered version of this clock is provided on the SDCLKO pin for the operation of the SDRAM. A divided and buffered version of this clock is provided on the SPICK pin for Serial EEPROM operation. A divided and buffered version of this clock is provided on REF\_CLKO for the RMII/MII interface.
- Packet Interface Reference clock (REF\_CLK) input that can be 25 or 50 MHz. This clock is used as the timing reference for the RMII/MII interface. The user can utilize the built-in REF\_CLKO output clock to drive this input.
- The Transmit and Receive clocks for the MII Interface (TX\_CLK and RX\_CLK). In DTE mode, these are
  input pins and accept clocks provided by an Ethernet PHY. In the DCE mode, these are output pins and
  will output an internally generated clock to the Ethernet PHY. The output clocks are generated by internal
  division of REF\_CLK. In RMII mode, only the REF\_CLK input is used.
- REF\_CLKO is an output clock that is generated by dividing the 100 MHz System clock (SYSCLKI) by 2 or 4. This output clock can be used as an input to REF\_CLK, allowing the user to have one less oscillator for the system.
- A Management Data Clock (MDC) output is derived from SYSCLKI and is used for information transfer between the internal Ethernet MAC and external PHY. The MDC clock frequency is 1.67 MHz.

The following table provides the different clocking options for the Ethernet interface.

RMIIMIIS Pin	Speed	DCE/ DTE	REF_CLKO Output	REF_CLK Input	RX_CLK	TX_CLK	MDC Output
0 (MII)	10 Mbps	DTE	25 MHz	25 MHz +/- 100 ppm	Input from PHY	Input from PHY	1.67 MHz
0 (MII)	10 Mbps	DCE	25 MHz	25 MHz +/- 100 ppm	2.5 MHz (Output)	2.5 MHz (Output)	1.67 MHz
0 (MII)	100 Mbps	DCE	25 MHz	25 MHz +/- 100 ppm	25 MHz (Output)	25 MHz (Output)	1.67 MHz
1 (RMII)	10 Mbps	-	50 MHz	50 MHz +/- 100 ppm	Not Applicable	Not Applicable	1.67 MHz
1 (RMII)	100 Mbps	-	50 MHz	50 MHz +/- 100 ppm	Not Applicable	Not Applicable	1.67 MHz

### Table 8-1 Clocking Options for the Ethernet Interface

50 or 25 Mhz Oscillator

100 Mhz Oscillator

REF\_CLKI

TX\_CLK1

RXD

RX CLK1

TXD

MDC

SYSCLKI

Buffer Dev Div by 2,4,12 Output Clocks 25,50 Mhz

> REF\_CLKO 50 or 25 Mhz

SDCLKO




Figure 8-1 Clocking for the DS33Z11

JTAG

SDRAM Interface

SDRAM

### 8.3.1 Serial Interface Clock Modes

The Serial Interface timing is determined by the line clocks. Both the transmit and receive clocks (TCLKI and RCLKI) are inputs, and can be gapped.

#### 8.3.2 Ethernet Interface Clock Modes

The Ethernet PHY interface has several different clocking requirements, depending on the mode of operation. The user has the option of using the internally generated REF\_CLKO output to simplify the system design. <u>Table 8-1</u> outlines the possible clocking modes for the Ethernet Interface. The buffered REF\_CLKO output is generated by division of the 100 MHz system clock input by the user on SYSCLKI. The frequency of the REF\_CLKO pin is automatically determined by the DS33Z11 based on the state of the RMIIMIIS pin. The REF\_CLKO output can be used as a REF\_CLK for the Ethernet Interface by connecting REF\_CLKO to REF\_CLK. The REF\_CLKO function can be turned off with the GL.CR1.RFOO bit.

In RMII mode, receive and transmit timing is always synchronous to a 50 MHz clock input on the REF\_CLK pin. The source of REF\_CLK is expected to be the external PHY. The user has the option of using the 50MHz REF\_CLKO output as the timing source for the PHY. More information on RMII mode can be found in Section <u>8.14.2</u>.

While using MII mode with DTE operation, the MII clocks (RX\_CLK and TX\_CLK) are inputs that are expected to be provided by the external PHY. While using MII mode with DCE operation, the MII clocks (TX\_CLK and RX\_CLK) are output by the DS33Z11, and are derived from the 25 MHz REF\_CLK input. Any 25 MHz reference may be used, but the user may choose to use the REF\_CLKO output to avoid adding another system clock. More information on MII mode can be found in Section <u>8.14.1</u>.

### 8.4 Resets And Low Power Modes

The external  $\overline{\text{RST}}$  pin and the global reset bit in GL.CR1 create an internal global reset signal. The global reset signal resets the status and control registers on the chip (except the GL.CR1. RST bit) to their default values and resets all the other flops to their reset values. The processor bus output signals are also placed in high-impedance mode when the  $\overline{\text{RST}}$  pin is active (low). The global reset bit (GL.CR1. RST) stays set after a one is written to it, but is reset to zero when the external  $\overline{\text{RST}}$  pin is active or when a zero is written to it. Allow 5 milliseconds after initiating a reset condition for the reset operation to complete.

The Serial Interface reset bit in LI.RSTPD resets all the status and control registers on the Serial interface to their default values, except for the LI.RSTPD.RST bit. The Serial Interface includes the HDLC encoder/decoder, X86 encoder and decoder and the corresponding serial port. The Serial Interface reset bit (LI.RSTPD.RST) stays set after a one is written to it, but is reset to zero when the global reset signal is active or when a zero is written to it.

If DS33Z11 is configured to use an external EEPROM, the DS33Z11 will provide the startup sequence to read the device settings upon the rising edge of the external  $\overline{\text{RST}}$  pin. When using the external EEPROM the device is configured within 5 ms. This is dependent on an EEPROM clock of 8.33 MHz. The functional timing is provided by Figure 10-10.

RESET FUNCTION	LOCATION	COMMENTS
Hardware Device Reset	RST Pin	Transition from a logic 0 to a logic 1 resets the device.
Hardware JTAG Reset	JTRST Pin	Resets the JTAG test port.
Global Software Reset	GL.CR1	Writing to this bit resets the device.
Serial interface Reset	LI.RSTPD	Writing to this bit resets the Serial Interface.
Queue Pointer Reset	GL.C1QPR	Writing to this bit resets the Queue Pointers

### Table 8-2 Reset Functions

There are several features in the DS33Z11 to reduce power consumption. The reset bit in the LI.RSTPD and register also place the Serial interface in a low-power mode. Additionally, the  $\overline{\text{RST}}$  pin may be held low indefinitely to keep the entire device in a low-power mode. Note that exiting the low-power condition requires re-initialization and configuration.

### 8.5 Initialization and Configuration

### EXAMPLE DEVICE INITIALIZATION SEQUENCE:

STEP 1: Reset the device by pulling the  $\overline{\text{RST}}$  pin low or by using the software reset bits outlined in Section <u>8.4</u>. Clear all reset bits. Allow 5 milliseconds for the reset recovery.

STEP 2: Check the Device ID in the <u>GL.IDRL</u> and <u>GL.IDRH</u> registers.

STEP 3: Configure the system clocks. Allow the clock system to properly adjust.

STEP 4: Initialize the entire remainder of the register space with 00h (or otherwise if specifically noted in the register's definition), including the reserved bits and reserved register locations.

STEP 5: Write FFFFFFFh to the MAC indirect addresses 010Ch through 010Fh.

STEP 6: Setup connection in the GL.CON1 register.

STEP 7: Configure the Serial Port register space as needed.

STEP 8: Configure the Ethernet Port register space as needed.

STEP 9: Configure the Ethernet MAC indirect registers as needed.

STEP 10: Configure the external Ethernet PHY through the MDIO interface.

STEP 11: Clear all counters and latched status bits.

STEP 12: Set the queue size in the Arbiter and reset the queue pointers for the Ethernet and Serial interfaces.

STEP 13: Enable Interrupts as needed.

STEP 14: Begin handling interrupts and latched status events.

### 8.6 Global Resources

In order to maintain software compatibility with the multiport devices in the product family, a set of Global registers are located at 0F0h-0FFh. The global registers include Global resets, global interrupt status, interrupt masking, clock configuration, and the Device ID registers. See the Global Register Definitions in <u>Table 9-2</u>.

### 8.7 Per-Port Resources

Multi-port devices in this product family share a common set of global registers, BERT, and Arbiter. All other resources are per-port.

### 8.8 Device Interrupts

Figure 8-2 diagrams the flow of interrupt conditions from their source status bits through the multiple levels of information registers and mask bits to the interrupt pin. When an interrupt occurs, the host can read the Global Latched Status registers GL.LIS, GL.SIS, GL.BIS, and GL.TRQIS to initially determine the source of the interrupt. The host can then read the LI.TQCTLS, LI.TPPSRL, LI.RPPSRL, LI.RX86S, SU.QCRLS, or BSRL registers to further identify the source of the interrupt(s). In order to maintain software compatibility with the multiport devices in the product family, the global interrupt status and interrupt enable registers have been preserved, but do not need to be used. If GL.TRQIS is determined to be the interrupt source, the host will then read the LI.TPPSRL and LI.RPPSRL registers for the cause of the interrupt. If GL.LIS is determined to be the interrupt source, the host will then read the LI.TQCTLS, LI.TPPSRL, LI.RPPSRL, and LI.RX86S registers for the source of the interrupt. If GL.SIS is the source, the host will then read the SU.QCRLS register for the source of the interrupt. If GL.BIS is the source, the host will then read the BSRL register for the source of the interrupt. All Global Interrupt Status Register bits are real-time bits that will clear once the appropriate interrupt has been serviced and cleared, as long as no additional, enabled interrupt conditions are present in the associated status register. All Latched Status bits must be cleared by the host writing a "1" to the bit location of the interrupt condition that has been serviced. In order for individual status conditions to transmit their status to the next level of interrupt logic, they must be enabled by placing a "1" in the associated bit location of the correct Interrupt Enable Register. The Interrupt enable registers are LI.TPPSRIE, LI.RPPSRIE, LI.RX86LSIE, BSRIE, SU.QRIE, GL.LIE, GL.SIE, GL.BIE, and GL.TRQIE. Latched Status bits that have been enabled via Interrupt Enable registers are allowed to pass their interrupt conditions to the Global Interrupt Status Registers. The Interrupt enable registers allow individual Latched Status conditions to generate an interrupt, but when set to zero, they do not prevent the Latched Status bits from being set. Therefore, when servicing interrupts, the user should AND the Latched Status with the associated Interrupt Enable Register in order to exclude bits for which the user wished to prevent interrupt service. This architecture allows the application host to periodically poll the latched status bits for non-interrupt conditions, while using only one set of registers. Note the bit-orders of SU.QRIE and SU.QCRLS are different.

Note that the inactive state of the interrupt output pin is configurable. The INTM bit in GL.CR1 controls the inactive state of the interrupt pin, allowing selection of a pull-up resistor or active driver.

The interrupt structure is designed to efficiently guide the user to the source of an enabled interrupt source. The latched status bits for the interrupting entity must be read to clear the interrupt. Also reading the latched status bit will reset all bits in that register. During a reset condition, interrupts cannot be generated. The interrupts from any source can be blocked at a global level by the placing a zero in the global interrupt enable registers (GL.LIE, GL.SIE, GL.BIE, and GL.TRQIE). Reading the Latched Status bit for all interrupt generating events will clear the interrupt status bit and Interrupt signal will be de-asserted.

# Figure 8-2 Device Interrupt Information Flow Diagram

Receive Aborted Packet	7 6		ш	Drawing Legend:
Receive Invalid Packet Detected	5	SL	<b>N</b>	
Receive Small Packet Detected	4	LI.RPPSL	LI.RPPSRIE	Interrupt Status
Receive Large Packet Detected	3	I.R	RP	Registers Register Name
Receive FCS Errored Packet Count	2		i i	
Receive Aborted Packet Count	1			luterment
Receive Size Violation Packet Count	0			Interrupt Enable Register Name
<reserved></reserved>	7			
<reserved></reserved>	6	_	ш	Registers
<reserved></reserved>	5	К	IN IN	
<reserved></reserved>	4	ă	å	
<reserved></reserved>	3	LI.TPPSRI	LI.TPPSRIE	
<reserved></reserved>	2			
<pre><reserved></reserved></pre>	1			
Fransmit Errored Packet Insertion Finished	0			
<reserved></reserved>	7			
<reserved></reserved>	6		ш	
<reserved></reserved>	5	LI.RX86S	LSI	
<pre><reserved></reserved></pre>	4	x	LI.RX86LSIE	
SAPI High is not equal to LI.TRX86SAPIH	3 2	1.1	N X	
SAPI Low is not equal to LI.TRX86SAPIL	2	-	i i	
Control is not equal to LI.TRX8C	0			7
Address is not equal to LI.TRX86A	_			6
<reserved></reserved>	7			<u>5</u> <u>0</u> <u>U</u>
<reserved></reserved>	6			
<reserved></reserved>	5	L S	ш	
<reserved></reserved>	4	LI.TQCTLS	LI.TQTIE	
Fransmit Queue FIFO Overflowed	3	ğ	Ē	
Fransmit Queue Overflow	2	Ξ		
Fransmit Queue for Connection Exceeded Low Threshold Fransmit Queue for Connection Exceeded High	- ·			
Threshold	0			□ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
<reserved></reserved>	7			
<reserved></reserved>	6	s		
<reserved></reserved>	5	SU.QCRLS	E	<u>2</u> U U
<reserved></reserved>	4	õ	su.qrie	
Receive Queue FIFO Overflowed	3	0.0	Ŭ.	0
Receive Queue Overflow	2	SI	0,	7
Receive Queue for Connection Exceeded Low Threshold	1			6
Receive Queue for Connection Exceeded High Threshold	0			5 0 111
<reserved></reserved>	7			
<reserved></reserved>	6			
<reserved></reserved>	5	_	ш	<u> </u>
<reserved></reserved>	4	BSRL	BSRIE	
Performance Monitor Update	3	ă	BS	0
Bit Error Detected	2			
Bit Error Count Dut Of Synchronization	1 0	l		

### 8.9 Serial Interface

The Serial (WAN) interface supports time-division multiplexed, serial data input and output up to 52 Mbps. The Serial interface receives and transmits encapsulated Ethernet packets. The Serial Interface block consists of the physical serial port and HDLC / X.86 engine. The physical interface consists of a Transmit Data, Transmit Clock, Transmit Enable, Receive Data, Receive Clock, and Receive Enable. The WAN serial port can operate with a gapped clock, and can be connected to a framer, electrical LIU, optical transceiver, or T/E-Carrier transceiver for transmission to the WAN. The WAN interface can be seamlessly connected to the Dallas Semiconductor/Maxim T1/E1/J1 framers, LIUs, and SCTs such as the DS26401, DS21348, and DS2155. The WAN interface can also be seamlessly connected to the Dallas Semiconductor/Maxim T3/E3/STS-1 framers, LIUs, and SCTs such as the DS3144 or DS3154 to provide T3, E3, and STS1 connectivity.

## 8.10 Connections and Queues

The multiport devices in this product family provide bidirectional cross-connections between the multiple Ethernet ports and Serial ports when operating in software mode. A single connection is preserved in this single-port device to provide software compatibility with multi-port devices. The connection will have an associated transmit and receive queue. Note that the terms "Transmit Queue" and "Receive Queue" are with respect to the Ethernet Interface. The Receive queue is for data arriving from Ethernet interface to be transmitted to the WAN interface. The Transmit queue is for data arriving from the WAN to be transmitted to the Ethernet interface. Hence the transmit and receive direction terminology is the same as is used for the Ethernet MAC port.

The user can define the connection and the size of the transmit and receive queues. The size is adjustable in units of 32(by 2048 byte) packets. The external SDRAM can hold up to 8192 packets of data. The user must ensure that all the connection queues do no exceed this limit. The user also must ensure that the transmit and receive queues do not overlap each other. Unidirectional connections are not supported.

When the user changes the queue sizes, the connection must be torn down and re-established. When a connection is disconnected all transmit and receive queues associated with the connection are flushed and a "1' is sourced towards the Serial transmit and the HDLC receiver. The clocks to the HDLC are sourced a "0."

The user can also program High and Low watermarks. If the queue size grows past the High watermark, an interrupt is generated if enabled. The registers of relevance are described in <u>Table 8-3</u>. The AR.TQSC1 size provides the size of the transmit queue for the connection. The High Watermark will set a latched status bit. The latched status bit will clear when the register is read. The status bit is indicated by LI.TQCTLS.TQHTS. Interrupts can be enabled on the latched bit events by LI.TQTIE. A latched status bit (LI.TQCTLS.TQLTS) is also set when the queue crosses a low watermark.

The Receive Queue functions in a similar manner. Note that the user must ensure that sizes and watermarks are set in accordance with the configuration speed of the Ethernet and Serial interfaces. The DS33Z11 does not provide error indication if the user creates a connection and queue that overwrites data for another connection queue. The user must take care in setting the queue sizes and watermarks. The registers of relevance are AR.RQSC1and SU.QCRLS. Queue size should never be set to 0.

It is recommended that the user reset the queue pointers for the connection after disconnection. The pointers must be reset before a connection is made. If this disconnect/connect procedure is not followed, incorrect data may be transmitted. The proper procedure for setting up a connection follows:

- Set up the queue sizes for both transmit and receive queue (AR.TQSC1 and AR.RQSC1).
- Set up the high/low thresholds and interrupt enables if desired (GL.TRQIE, LI.TQTIE, SU.QRIE)
- Reset all the pointers for the connection desired (GL.C1QPR)
- Set up the connections (GL.CON1)
- If a connection is disconnected, reset the queue pointers after the disconnection.

#### Table 8-3 Registers Related to Connections and Queues

Register	
GL.CON1	Enables connection between the Ethernet Interface and the Serial Interface. Note that once connection is set up, then the queues and thresholds can be setup for that connection.
AR.TQSC1	Size for the Transmit Queue in Number of 32—2K packets.
AR.RQSC1	Size for the Receive Queue in Number of 32—2K packets.
GL.TRQIE	Interrupt enable for items related to the connections at the global level
GL.TRQIS	Interrupt enable status for items related to the connections at the global level
LI.TQTIE	Enables for the Transmit queue crossing high and low thresholds
LI.TQCTLS	Latched status bits for connection high and low thresholds for the transmit queue.
SU.QRIE	Enables for the receive queue crossing high and low thresholds
SU.QCRLS	Latched status bits for receive queue high and low thresholds.
GL.C1QPR	Resets the connection pointer.

#### 8.11 Arbiter

The Arbiter manages the transport between the Ethernet port and the Serial port. It is responsible for queuing and dequeuing packets to a single external SDRAM. The arbiter handles requests from the HDLC and MAC to transfer data to and from the SDRAM.

### 8.12 Flow Control

Flow control may be required to ensure that data queues do not overflow and packets are not lost. The DS33Z11 allows for optional flow control based on the queue high watermark or through host processor intervention. There are 2 basic mechanisms that are used for flow control:

- In half duplex mode, a jam sequence is sent that causes collisions at the far end. The collisions cause the transmitting node to reduce the rate of transmission.
- In full duplex mode, flow control is initiated by the receiving node sending a pause frame. The pause frame has a timer parameter that determines the pause timeout to be used by the transmitting node.

Note that the terms "transmit queue" and "receive queue" are with respect to the Ethernet Interface. The Receive Queue is the queue for the data that arrives on the MII/RMII interface, is processed by the MAC and stored in the SDRAM. Transmit queue is for data that arrives from the Serial port, is processed by the HDLC and stored in the SDRAM to be sent to the MAC transmitter.

The following flow control options are possible:

- Automatic flow control can be enabled in hardware mode by the AFCS and FULLDS pins
- Automatic flow control can be enabled in software mode with the SU.GCR.ATFLOW bit. Note that the user does not have control over SU.MACFCR.FCE and FCB bits if ATFLOW is set. The mechanism of sending pause or jam is dependent only on the receive queue high threshold.
- Manual flow control can be performed through software when SU.GCR.ATFLOW = 0. The host processor must monitor the receive queues and generate pause frames (full duplex) and/or jam bytes through the SU.MACFCR.FCB, SU.GCR.JAME, and SU.MACFCR.FCE bits.

Note that in order to use flow control, the receive queue size (in AR.RQSC1) must be 02h or greater. The receive queue high threshold (in SU.RQHT) must be set to 01h or greater, but must be less than the queue size. If the high threshold is set to the same value as the queue size, automatic flow control will not be effective. The high threshold must always be set to less than the corresponding queue size.

The following table provides all the options on flow control mechanism for DS33Z11.

	н	ARDWARE MOD	E	SOFTWARE MODE				
Configuration	No flow control	Half duplex, Flow control With respect to SU.RQHT	Full duplex, Flow control With respect to SU.RQHT	Half Duplex; Manual Flow Control	Half Duplex; Automatic Flow Control	Full Duplex; Manual Flow Control	Full Duplex; Automatic Flow Control	
HWMODE Pin	1	1	1	0	0	0	0	
AFCS Pin	0	1	1	N/A	N/A	N/A	N/A	
FULLDS Pin	0	0	1	0	0	1	1	
ATFLOW Bit	N/A	N/A	N/A	0	1	0	1	
JAME Bit	N/A	N/A	N/A	Controlled By User	Controlled Automatically	N/A	N/A	
FCB Bit (Pause)	N/A	N/A	Controlled Automatically	N/A	N/A	Controlled by User	Controlled Automatically	
FCE Bit	N/A	Set to AFCS pin = Low	Set to AFCS pin = High	Controlled By User	Controlled Automatically	Controlled By User	Controlled Automatically	
Pause Timer	N/A	N/A	Set to 140h	N/A	N/A	Programmed by User	Programmed by User	

#### **Table 8-4 Options for Flow Control**


### 8.12.1 Full-Duplex Flow Control

In the software mode automatic flow control is enabled by default. The host processor can disable this functionality with SU.GCR.ATFLOW. In hardware mode, the user must apply a logic high level to the AFCS pin to enable automatic flow control. The flow control mechanism is governed by the high watermarks (SU.RQHT). The SU.RQLT low threshold can be used as indication that the network congestion is clearing up. The value of SU.RQLT does not affect the flow control. When the connection queue high threshold is exceeded the DS33Z11 will send a pause frame with the timer value programmed by the user. See <u>Table 8-6</u> for more information. It is recommended that 80 slots (80 by 64 bytes or 5120 bytes) be used as the standard timer value.

The pause frame causes the distant transmitter to "pause for a time" before starting transmission again. The pause command has a multicast address 01-80-62-00-00-01. The high and low thresholds for the receive queue are configurable by the user but it is recommended that the high threshold be set approximately 96 packets from the maximum size of the queue and the low threshold 96 packets lower than the high threshold. The DS33Z11 will send a pause frame as the queue has crossed the high threshold and a frame is received. Pause is sent every time a frame is received in the "high threshold state". Pause control will only take care of temporary congestion. Pause control does not take care of systems where the traffic throughput is too high for the queue sizes selected. If the flow control is not effective the receive queue will eventually overflow. This is indicated by SU.QCRLS.RQOVFL latched bit. If the receive queue is overflowed any new frames will not be received.

The user has the option of not enabling automatic flow control. In this case the thresholds and corresponding interrupt mechanism to send pause frame by writing to flow control busy bit in the MAC flow control registers SU.MACFCR.FCB, SU.GCR.JAME, and SU.MACFCR. This allows the user to set not only the watermarks but also to decide when to send a pause frame or not based on watermark crossings.

On the receive side the user has control over whether to respond to the pause frame sent by the distant end (PCF bit). Note that if automatic flow control is enabled the user cannot modify the FCE bit in the MAC flow control register. On the Transmit queue the user has the option of setting high and low thresholds and corresponding interrupts. There is no automatic flow control mechanism for data received from the Serial side waiting for transmission over the Ethernet interface during times of heavy Ethernet congestion.



## Figure 8-3 Flow Control Using Pause Control Frame

#### 8.12.2 Half Duplex Flow control

Half duplex flow control uses a jamming sequence to exert backpressure on the transmitting node. The receiving node jams the first 4 bytes of a packet that are received from the MAC in order to cause collisions at the distant end. In both 100 Mbps and 10 Mbps MII/RMII modes, 4 bytes are jammed upon reception of a new frame. Note that the jamming mechanism does not jam the current frame that is being received during the watermark crossing, but will wait to jam the next frame after the SU.RQHT bit is set. If the queue remains above the high threshold, received frames will continue to be jammed. This jam sequence is stopped when the queue falls below the high threshold.

#### 8.12.3 Host-Managed Flow control

Although automatic flow control is recommended, flow control by the host processor is also possible. By utilizing the high watermark interrupts, the host processor can manually issue pause frames or jam incoming packets to exert backpressure on the transmitting node. Pause frames can be initiated with SU.MACFCR.FCB bit. Jam sequences can be initiated be setting SU.GCR.JAME. The host can detect pause frames by monitoring SU.RFSB3.UF and SU.RFSB3.CF. Jammed frames will be indistinguishable from packet collisions.

### 8.13 ETHERNET Interface Port

The Ethernet port interface allows for direct connection to an Ethernet PHY. The interface consists of a 10/100 Mbps MII/RMII interface and an Ethernet MAC. In RMII operation, the interface contains 7 signals with a reference clock of 50 MHz. In MII operation, the interface contains 17 signals and a clock reference of 25 MHz. The DS33Z11 can be configured to RMII or MII interface by the Hardware pin RMIIMIIS. The REF\_CLKO output can be used to source the REF\_CLK input. If the port is configured for MII in DCE mode, REF\_CLK must be 25 MHz. The DS33Z11 will internally generate the TX\_CLK and RX\_CLK outputs (at 25 MHz for 100Mbps, 2.5 MHz for 10Mbps) required for DCE mode from the REF\_CLK input. In MII mode with DTE operation, the TX\_CLK and RX\_CLK signals are generated by the PHY and are inputs to the DS33Z11. For more information on clocking the Ethernet Interface, see Section 8.3.

The data received from the MII or RMII interface is processed by the internal IEEE 802.3 complaint Ethernet MAC. The user can select the maximum frame size (up to 2016 bytes) that is received with the SU.RMFSRH and SU.RMFSRL registers. The maximum frame length (in bits) is the number specified in SU.RMFSRH and SU.RMFSRL multiplied by 8. Any programmed value greater than 2016 bytes will result in unpredictable behavior and should be avoided. The maximum frame size is shown in <u>Figure 8-4</u>. The length includes only destination address, source address, VLAN tag (2 bytes), type length field, data and CRC32. The frame size is different than the 802.3 "type length field".

Frames coming from the Ethernet PHY or received from the packet processor are rejected if greater than the maximum frame size specified. Each Ethernet frame sent or received generates status bits (SU.TFSH and SU.TFSL and SU.RFSB0 to SU.RFSB3). These are real time status registers and will change as each frame is sent or received. Hence they are useful to the user only when one frame is sent or received and the status is associated with the frame sent or received.

Preamble	SFD	Destination Adrs	Source Address	Type Lenght	Data	CRC32
7	1	6	6	2	46-1500	4
		1	Max Frame Length			

### Figure 8-4 IEEE 802.3 Ethernet Frame

The distant end will normally reject the sent frames if jabber timeout, Loss of carrier, excessive deferral, late collisions, excessive collisions, under run, deferred or collision errors occur. Transmission of a frame under any of theses errors will generate a status bit in SU.TFSL, SU.TFSH. The DS33Z11 provides user the option to automatically retransmit the frame if any of the errors have occurred through the bit settings in SU.TFRC. Deferred frames and heartbeat fail have separate resend control bits (SU.TFRC.TFBFCB and SU.TFRC.TPRHBC). If there is no carrier (indicated by the MAC Transmit Packet Status), the transmit queue (data from the Serial Interface to the SDRAM to Ethernet Interface) can be selectively flushed. This is controlled by SU.TFRC.NCFQ.

The MAC circuitry generates a frame status for every frame that is received. This real time status can be read by SU.RFSB0 to SU.RFSB3. Note the frame status is the "real time" status and hence the value will change as new frames are received. Hence the real time status reflects the status in time and may not correspond to the current received frame being processed. This is also true for the transmitted frames.

Frames with errors are usually rejected by the DS33Z11. The user has the option of accepting frames by settings in Receive Frame Rejection Control register (SU.RFRC). The user can program whether to reject or accept frames with the following errors:

- MII error asserted during the reception of the frame
- Dribbling bits occurred in the frame
- CRC error occurred
- Length error occurred—the length indicated by the frame length is inconsistent with the number of bytes received
- Control frame was received. The mode must be full duplex
- Unsupported control frame was received

Note that frames received that are runt frames or frames with collision will automatically be rejected. In Hardware Mode any frame received with errors is rejected and any frame transmitted with an error is retransmitted

Register	Comment
SU.TFRC	This register determines if the current frame is retransmitted due to various transmit errors
SU.TFSL and SU.TFSH	These 2 registers provide the real time status of the transmit frame. Only apply to the last frame transmitted.
SU.RFSB0 to 3	These registers provide the real time status for the received frame. Only apply to the last frame received.
SU.RFRC	This register provides settings for reception or rejection of frame based on errors detected by the MAC.
SU.RMFSRH and SU.RMFSRL	The settings for this register provide the maximum size of frames to be accepted from the MII/RMII receive interface.
SU.MACCR	This register provides configuration control for the MAC


#### Table 8-5 Registers Related to Setting the Ethernet Port

### 8.13.1 DTE and DCE Mode


The Ethernet MII/RMII port can be configured for DCE or DTE Mode. When the port is configured for the DTE Mode it can be connected to an Ethernet PHY. In DCE mode, the port can be connected to MII/RMII MAC devices other than an Ethernet PHY. The DTE/DCE connections for the DS33Z11 in MII mode are shown in the following 2 figures.

In DCE Mode, the DS33Z11 transmitter is connected to an external receiver and DS33Z11 receiver is connected to an external MAC transmitter. The selection of DTE or DCE mode is done by the hardware pin DCEDTES.

### Figure 8-5 Configured as DTE Connected to an Ethernet PHY in MII Mode







## 8.14 Ethernet MAC

Indirect addressing is required to access the MAC register settings. Writing to the MAC registers requires the SU.MACWD0-3 registers to be written with 4 bytes of data. The address must be written to SU.MACAWL and SU.MACAWH. A write command is issued by writing a zero to SU.MACRWC.MCRW and a one to SU.MACRWC.MCS (MAC command status). MCS is cleared by the DS33Z11 when the operation is complete.

Reading from the MAC registers requires the SU.MACRADH and SU.MACRADL registers to be written with the address for the read operation. A read command is issued by writing a one to SU.MACRWC.MCRW and a zero to SU.MACRWC.MCS. SU.MACRWC.MCS is cleared by the DS33Z11 when the operation is complete. After MCS is clear, valid data is available in SU.MACRD0-SU.MACRD3. Note that only one operation can be initiated (read or write) at one time. Data cannot be written or read from the MAC registers until the MCS bit has been cleared by the device. The MAC Registers are detailed in the following table.

# Table 8-6 MAC Control Registers

Address	Register	Register Description
0000h-0003h	SU.MACCR	MAC Control Register. This register is used for programming full duplex, half duplex, promiscuous mode, and back-off limit for half duplex. The transmit and receive enable bits must be set for the MAC to operate.
0004h-0007h	SU.MACAH	MAC Address High Register. This provides the physical address for this MAC.
0008h-000Bh	SU.MACAL	MAC Address Low Register. This provides the physical address for this MAC.
0014h-0017h	SU.MACMIIA	MII Address Register. The address for PHY access through the MDIO interface.
0018h-001Bh	SU.MACMIID	MII Data Register. Data to be written to (or read from) the PHY through MDIO interface.
001Ch-001Fh	SU.MACFCR	Flow Control Register
0100h-0103h	SU.MMCCTRL	MMC Control Register bit 0 for resetting the status counters

## Table 8-7 MAC Status Registers

Address	Register	Register Description
0200h-0203h	SU.RxFrmCntr	All Frames Received counter
0204h-0207h	SU.RxFrmOKCtr	Number of Received Frames that are Good
0300h-0303h	SU.TxFrmCtr	Number of Frames Transmitted
0308h-030Bh	SU.TxBytesCtr	Number of Bytes Transmitted
030Ch-030Fh	SU.TxBytesOkCtr	Number of Bytes Transmitted with good frames
0334h-0337h	SU.TxFrmUndr	Transmit FIFO underflow counter
0338h-033Bh	SU.TxBdFrmsCtr	Transmit Number of Frames Aborted


#### 8.14.1 MII Mode Options

The Ethernet interface can be configured for MII operation by setting the hardware pin RMIIMIIS low. The MII interface consists of 17 pins. For instructions on clocking the Ethernet Interface while in MII mode, see Section <u>8.3</u>. Diagrams of system connections for MII operation are shown in <u>Figure 8-5</u> and <u>Figure 8-6</u>.

#### 8.14.2 RMII Mode

The Ethernet interface can be configured for RMII operation by setting the hardware pin RMIIMIIS high. RMII interface operates synchronously from the external 50 MHz reference (REF\_CLK). Only 7 signals are required. The following figure shows the RMII architecture. Note that DCE mode is not supported for RMII mode and RMII is valid only for full duplex operation.

### Figure 8-7 RMII Interface



#### 8.14.3 PHY MII Management Block and MDIO Interface

The MII Management Block allows for the host to control up to 32 PHYs, each with 32 registers. The MII block communicates with the external PHY using 2-wire serial interface composed of MDC (serial clock) and MDIO for data. The MDIO data is valid on the rising edge of the MDC clock. The Frame format for the MII Management Interface is shown <u>Figure 8-8</u>. The read/write control of the MII Management is accomplished through the indirect SU.MACMIIA MII Management Address Register and data is passed through the indirect SU.MACMIID Data Register. These indirect registers are accessed through the MAC Control Registers defined in <u>Table 8-6</u>. The MDC clock is internally generated and runs at 1.67 MHz.

	Preamble 32 bits	Start 2 bits	Opco de 2 bits	Phy Adrs 5 bits	Phy Reg 5 bits	Turn Aroun d 2 bits	Data 16 bits	ldle 1 Bit
READ	111111	01	10	PHYA[4:0]	PHYR[4:0]	zz	ZZZZZZZZZZ	z
WRITE	111111	01	01	PHYA[4:0]	PHYR[4:0]	10	PHYD[15:0]	z

### Figure 8-8 MII Management Frame

## 8.15 BERT

The BERT can be used for generation and detection of BERT patterns. The BERT is a software programmable test pattern generator and monitor capable of meeting most error performance requirements for digital transmission equipment. The following restrictions are related to the BERT:

- The RDEN and TDEN are inputs that can be used to "gap" bits.
- BERT will transmit even when the device is set for X.86 mode and TDEN is configured as an output.
- The normal traffic flow is halted while the BERT is in operation.
- If the BERT is enabled for a Serial port, it will override the normal connection.
- If there is a connection overridden by the BERT, when BERT operation is terminated the normal operation is restored.

The transmit direction generates the programmable test pattern, and inserts the test pattern payload into the data stream. The receive direction extracts the test pattern payload from the receive data stream, and monitors the test pattern payload for the programmable test pattern.

#### BERT Features

- PRBS and QRSS patterns of 2<sup>9</sup>-1, 2<sup>15</sup>-1 2<sup>23</sup>-1 and QRSS pattern support
- Programmable repetitive pattern. The repetitive pattern length and pattern are programmable (length n = 1 to 32 and pattern = 0 to (2<sup>n</sup> – 1)).
- 24-bit error count and 32-bit bit count registers
- Programmable bit error insertion. Errors can be inserted individually

#### 8.15.1 Receive Data Interface


#### 8.15.1.1 Receive Pattern Detection

The Receive BERT receives only the payload data and synchronizes the receive pattern generator to the incoming pattern. The receive pattern generator is a 32-bit shift register that shifts data from the least significant bit (LSB) or bit 1 to the most significant bit (MSB) or bit 32. The input to bit 1 is the feedback. For a PRBS pattern (generating polynomial  $x^n + x^y + 1$ ), the feedback is an XOR of bit n and bit y. For a repetitive pattern (length n), the feedback is bit n. The values for n and y are individually programmable (1 to 32). The output of the receive pattern generator is the feedback. If QRSS is enabled, the feedback is an XOR of bits 17 and 20, and the output is forced to one if the next 14 bits are all zeros. QRSS is programmable (on or off). For PRBS and QRSS patterns, the feedback is forced to one if bits 1 through 31 are all zeros. Depending on the type of pattern programmed, pattern detection performs either PRBS synchronization or repetitive pattern synchronization.

#### 8.15.1.2 PRBS Synchronization


PRBS synchronization synchronizes the receive pattern generator to the incoming PRBS or QRSS pattern. The receive pattern generator is synchronized by loading 32 data stream bits into the receive pattern generator, and then checking the next 32 data stream bits. Synchronization is achieved if all 32 bits match the incoming pattern. If at least is incoming bits in the current 64-bit window do not match the receive pattern generator, automatic pattern resynchronization is initiated. Automatic pattern resynchronization can be disabled.

## Figure 8-9 PRBS Synchronization State Diagram



#### 8.15.2 Repetitive Pattern Synchronization

Repetitive pattern synchronization synchronizes the receive pattern generator to the incoming repetitive pattern. The receive pattern generator is synchronized by searching each incoming data stream bit position for the repetitive pattern, and then checking the next 32 data stream bits. Synchronization is achieved if all 32 bits match the incoming pattern. If at least sis incoming bits in the current 64-bit window do not match the receive PRBS pattern generator, automatic pattern resynchronization is initiated. Automatic pattern resynchronization can be disabled.



## Figure 8-10 Repetitive Pattern Synchronization State Diagram

#### 8.15.3 Pattern Monitoring

Pattern monitoring monitors the incoming data stream for Out Of Synchronization (OOS) condition, bit errors, and counts the incoming bits. An OOS condition is declared when the synchronization state machine is not in the "Sync" state. An OOS condition is terminated when the synchronization state machine is in the "Sync" state.

Bit errors are determined by comparing the incoming data stream bit to the receive pattern generator output. If they do not match, a bit error is declared, and the bit error and bit counts are incremented. If they match, only the bit count is incremented. The bit count and bit error count are not incremented when an OOS condition exists.

#### 8.15.4 Pattern Generation

Pattern Generation generates the outgoing test pattern, and passes it onto Error Insertion. The transmit pattern generator is a 32-bit shift register that shifts data from the least significant bit (LSB) or bit 1 to the most significant bit (MSB) or bit 32. The input to bit 1 is the feedback. For a PRBS pattern (generating polynomial  $x^n + x^y + 1$ ), the feedback is an XOR of bit n and bit y. For a repetitive pattern (length n), the feedback is bit n. The values for n and y are individually programmable. The output of the receive pattern generator is the feedback. If QRSS is enabled, the feedback is an XOR of bits 17 and 20, and the output is forced to one if the next 14 bits are all zeros. QRSS is programmable (on or off). For PRBS and QRSS patterns, the feedback is forced to one if bits 1 through 31 are all zeros. When a new pattern is loaded, the pattern generator is loaded with a pattern value before pattern generated starts. The pattern value is programmable ( $0 - 2^n - 1$ ). When PRBS and QRSS patterns are generated the seed value is all ones.

#### 8.15.4.1 Error Insertion

Error insertion inserts errors into the outgoing pattern data stream. Errors are inserted one at a time Single bit error insertion can be initiated from the microprocessor interface. If pattern inversion is enabled, the data stream is inverted before the overhead/stuff bits are inserted. Pattern inversion is programmable (on or off).

#### 8.15.4.2 Performance Monitoring Update

All counters stop counting at their maximum count. A counter register is updated by asserting (low to high transition) the performance monitoring update signal (PMU). During the counter register update process, the performance monitoring status signal (PMS) is de-asserted. The counter register update process consists of loading the counter register with the current count, resetting the counter, forcing the zero count status indication low for one clock cycle, and then asserting PMS. No events shall be missed during an update procedure.

#### 8.16 Transmit Packet Processor

The Transmit Packet Processor accepts data from the Transmit FIFO, performs bit reordering, FCS processing, packet error insertion, stuffing, packet abort sequence insertion, inter-frame padding, and packet scrambling. The data output from the Transmit Packet Processor to the Transmit Serial Interface is a serial data stream (bit synchronous mode). HDLC processing can be disabled (clear channel enable). Disabling HDLC processing disables FCS processing, packet error insertion, stuffing, packet abort sequence insertion, and inter-frame padding. Only bit reordering and packet scrambling are not disabled.

Bit reordering changes the bit order of each byte. If bit reordering is disabled, the outgoing 8-bit data stream DT[1:8] with DT[1] being the MSB and DT[8] being the LSB is output from the Transmit FIFO with the MSB in TFD[7] (or 15, 23, or 31) and the LSB in TFD[0] (or 8, 16, or 24) of the transmit FIFO data TFD[7:0] 15:8, 23:16, or 31:24). If bit reordering is enabled, the outgoing 8-bit data stream DT[1:8] is output from the Transmit FIFO with the MSB in TFD[0] and the LSB in TFD[7] of the transmit FIFO data TFD[7:0]. In bit synchronous mode, DT [1] is the first bit transmitted. Bit Reordering can be controlled by address pin A0 in Hardware Mode.

FCS processing calculates an FCS and appends it to the packet. FCS calculation is a CRC-16 or CRC-32 calculation over the entire packet. The polynomial used for FCS-16 is  $x^{16} + x^{12} + x^5 + 1$ . The polynomial used for FCS-32 is  $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ . The FCS is inverted after calculation. The FCS type is programmable. If FCS append is enabled, the calculated FCS is appended to the packet. If FCS append is disabled, the packet is transmitted without an FCS. The FCS append mode is programmable. If packet processing is disabled, FCS processing is not performed.

Packet error insertion inserts errors into the FCS bytes. A single FCS bit is corrupted in each errored packet. The FCS bit corrupted is changed from errored packet to errored packet. Error insertion can be controlled by a register or by the manual error insertion input (LI.TMEI.TMEI). The error insertion initiation type (register or input) is programmable. If a register controls error insertion, the number and frequency of the errors are programmable. If FCS append is disabled, packet error insertion will not be performed. If packet processing is disabled, packet error insertion is not performed.

Stuffing inserts control data into the packet to prevent packet data from mimicking flags. A packet start indication is received, and stuffing is performed until, a packet end indication is received. Bit stuffing consists of inserting a '0' directly following any five contiguous '1's. If packet processing is disabled, stuffing is not performed.

There is at least one flag plus a programmable number of additional flags between packets. The inter-frame fill can be flags or all '1's followed by a start flag. If the inter-frame fill is all '1's, the number of '1's between the end and start flags does not need to be an integer number of bytes, however, there must be at least 15 consecutive '1's between the end and start flags. The inter-frame padding type is programmable. If packet processing is disabled, inter-frame padding is not performed.

Packet abort insertion inserts a packet abort sequences as necessary. If a packet abort indication is detected, a packet abort sequence is inserted and inter-frame padding is done until a packet start flag is detected. The abort sequence is FFh. If packet processing is disabled, packet abort insertion is not performed.

The packet scrambler is a  $x^{43}$  + 1 scrambler that scrambles the entire packet data stream. The packet scrambler runs continuously, and is never reset. In bit synchronous mode, scrambling is performed one bit at a time. In byte

synchronous mode, scrambling is performed 8 bits at a time. Packet scrambling is programmable. Note in Hardware Mode, the scrambling is controlled by A1/SD.

Once all packet processing has been completed serial data stream is passed on to the Transmit Serial Interface.

#### 8.17 Receive Packet Processor

The Receive Packet Processor accepts data from the Receive Serial Interface performs packet descrambling, packet delineation, inter-frame fill filtering, packet abort detection, destuffing, packet size checking, FCS error monitoring, FCS byte extraction, and bit reordering. The data coming from the Receive Serial Interface is a serial data stream. Packet processing can be disabled (clear channel enable). Disabling packet processing disables packet delineation, inter-frame fill filtering, packet abort detection, destuffing, packet size checking, FCS error monitoring, and FCS byte extraction. Only packet descrambling and bit reordering are not disabled.

The packet descrambler is a self-synchronous  $x^{43} + 1$  descrambler that descrambles the entire packet data stream. Packet descrambling is programmable. The descrambler runs continuously, and is never reset. The descrambling is performed one bit at a time. Packet descrambling is programmable. If packet processing is disabled, the serial data stream is demultiplexed in to an 8-bit data stream before being passed on. Note in Hardware Mode, the scrambling is controlled by A1/SD.

If packet processing is disabled, a packet boundary is arbitrarily chosen and the data is divided into "packets" of programmable size (dependent on maximum packet size setting). These packets are then passed on to bit reordering with packet start and packet end indications. Data then bypasses packet delineation, inter-frame fill filtering, packet abort detection, destuffing, packet size checking, FCS error monitoring, and FCS byte extraction.

Packet delineation determines the packet boundary by identifying a packet start or end flag. Each time slot is checked for a flag sequence (7Eh). Once a flag is found, it is identified as a start/end flag and the packet boundary is set. The flag check is performed one bit at a time. If packet processing is disabled, packet delineation is not performed.

Inter-frame fill filtering removes the inter-frame fill between packets. When a packet end flag is detected, all data is discarded until a packet start flag is detected. The inter-frame fill can be flags or all '1's. The number of '1's between flags does not need to be an integer number of bytes, and if at least 7 '1's are detected in the first 16 bits after a flag, all data after the flag is discarded until a start flag is detected. There may be only one flag between packets. When the inter-frame fill is flags, the flags may have a shared zero (011111101111110). If there is less than 16 bits between two flags, the data is discarded. If packet processing is disabled, inter-frame fill filtering is not performed.

Packet abort detection searches for a packet abort sequence. Between a packet start flag and a packet end flag, if an abort sequence is detected, the packet is marked with an abort indication, the aborted packet count is incremented, and all subsequent data is discarded until a packet start flag is detected. The abort sequence is seven consecutive ones. If packet processing is disabled, packet abort detection is not performed.

Destuffing removes the extra data inserted to prevent data from mimicking a flag or an abort sequence. A start flag is detected, a packet start is set, the flag is discarded, destuffing is performed until an end flag is detected, a packet end is set, and the flag is discarded. In bit synchronous mode, bit destuffing is performed. Bit destuffing consists of discarding any '0' that directly follows five contiguous '1's. After destuffing is completed, the serial bit stream is demultiplexed into an 8-bit parallel data stream and passed on with packet start, packet end, and packet abort indications. If there is less than eight bits in the last byte, an invalid packet flag is raised, the packet is tagged with an abort indication, and the packet size violation count is incremented. If packet processing is disabled, destuffing is not performed.

Packet size checking checks each packet for a programmable maximum and programmable minimum size. As the packet data comes in, the total number of bytes is counted. If the packet length is below the minimum size limit, the packet is marked with an aborted indication, and the packet size violation count is incremented. If the packet length is above the maximum size limit, the packet is marked with an aborted indication, the packet size violation count is incremented, and all packet data is discarded until a packet start is received. The minimum and maximum lengths include the FCS bytes, and are determined after destuffing has occurred. If packet processing is disabled, packet size checking is not performed.

FCS error monitoring checks the FCS and aborts errored packets. If an FCS error is detected, the FCS errored packet count is incremented and the packet is marked with an aborted indication. If an FCS error is not detected,

the receive packet count is incremented. The FCS type (16-bit or 32-bit) is programmable. If FCS processing or packet processing is disabled, FCS error monitoring is not performed.

FCS byte extraction discards the FCS bytes. If FCS extraction is enabled, the FCS bytes are extracted from the packet and discarded. If FCS extraction is disabled, the FCS bytes are stored in the receive FIFO with the packet. If FCS processing or packet processing is disabled, FCS byte extraction is not performed.


Bit reordering changes the bit order of each byte. If bit reordering is disabled, the incoming 8-bit data stream DT[1:8] with DT[1] being the MSB and DT[8] being the LSB is output to the Receive FIFO with the MSB in RFD[7] (or 15, 23, or 31) and the LSB in RFD[0] (or 8, 16, or 24) of the receive FIFO data RFD[7:0] (or 15:8, 23:16, or 31:24). If bit reordering is enabled, the incoming 8-bit data stream DT[1:8] is output to the Receive FIFO with the MSB in RFD[7] of the receive FIFO data RFD[7:0]. DT[1] is the first bit received from the incoming data stream. Bit reordering can be controlled by pin A0 in Hardware Mode.


Once all of the packet processing has been completed, The 8-bit parallel data stream is demultiplexed into a 32-bit parallel data stream. The Receive FIFO data is passed on to the Receive FIFO with packet start, packet end, packet abort, and modulus indications. At a packet end, the 32-bit word may contain 1, 2, 3, or 4 bytes of data depending on the number of bytes in the packet. The modulus indications indicate the number of bytes in the last data word of the packet.

### 8.18 X.86 Encoding and Decoding

X.86 protocol provides a method for encapsulating Ethernet Frame onto LAPS. LAPS provides HDLC type framing structure for encapsulation of Ethernet frames. LAPS encapsulated frames can be used to send data onto a SONET/SDH network. The DS33Z11 expects a byte synchronization signal to provide the byte boundary for the X.86 receiver. This is provided by the RBSYNC pin. The functional timing is shown in Figure 10-4. The X.86 transmitter provides a byte boundary indicator with the signal TBSYNC. The functional timing is shown in Figure 10-3.

### Figure 8-11 LAPS Encoding of MAC Frames Concept





## Figure 8-12 X.86 Encapsulation of the MAC field

The DS33Z11 will encode the MAC Frame with the LAPS encapsulation on a complete serial stream if configured for X.86 mode in the register LI.TX86E. The DS33Z11 provides the following functions:

- Control Registers for Address, SAPI, Destination Address, Source Address
- 32 bit FCS enabled
- Programmable X<sup>43</sup>+1 scrambling

The sequence of processing performed by the receiver is as follows:

- Programmable octets X<sup>43</sup>+1 descrambling
- Detect the Start Flag (7E)
- Remove Rate adaptation octets 7d, dd.
- Perform transparency-processing 7d, 5e is converted to 7e and 7d, 5d is converted to 7d.
- Check for a valid Address, Control and SAPI fields (LI.TRX86A to LI.TRX86SAPIL)
- Perform FCS checking
- Detect the closing flag.

The X86 received frame is aborted if:

- If 7d,7E is detected. This is an abort packet sequence in X.86
- Invalid FCS is detected
- The received frame has less than 6 octets
- Control, SAPI and address field are mismatched to the programmed value
- Octet 7d and octet other than 5d, 5e, 7e, or dd is detected

For the transmitter if X.86 is enabled the sequence of processing is as follows:

- Construct frame including start flag SAPI, Control and MAC frame
- Calculate FCS
- Perform transparency processing 7E is translated to 7D5E, 7D is translated to 7D5D
- Append the end flag(7E)
- Scramble the sequence  $X^{43}$ +1

Note that the Serial transmit and receive registers apply to the X.86 implementations with specific exceptions. The exceptions are outlined in the Serial Interface transmit and receive register sections.

### 8.19 Committed Information Rate Controller

The DS33Z11 provides a CIR provisioning facility. The CIR can be used restricts the transport of received MAC data to a programmable rate. This is shown in <u>Figure 8-13</u>. The CIR will restrict the data flow from the Receive MAC to Transmit HDLC. This can be used for provisioning and billing functions towards the WAN. The user must set the CIR register to control the amount of data throughput from the MAC to HDLC transmit. The CIR register is in granularity of 500 kbps with a range of 0 to 52 Mbps. The operation of the CIR is as follows:

- The CIR block counts the credits that are accumulated at the end of every 125 ms
- If data is received and stored in the SDRAM to be sent to the Serial Interface, the interface will request the data if there is a positive credit balance. If the credit balance is negative, transmit interface does not request data
- New credit balance is calculated credit balance = old credit balance frame size in bytes after the frame is sent
- The credit balance is incremented every 125 milliseconds by CIR/8
- Credit balances not used in 250 milliseconds are reset to 0
- The maximum value of CIR can not exceed the transmit line rate
- If the data rate received from the Ethernet interface is higher than the CIR, the receive queue buffers will fill and the high threshold watermark will invoke flow control to reduce the incoming traffic rate.
- The CIR function is only available for software mode of operation only
- CIR function is only available in data received at the Ethernet Interface to be sent to WAN. There is not CIR functionality for data arriving from the WAN to be sent to the Ethernet Interface
- Negative credits are not allowed, if there is not a credit balance, no frames are sent until there is a credit balance again.




Figure 8-13 CIR in the WAN Transmit Path

#### 8.20 Hardware Mode

The hardware mode settings are provided for users who do not want to utilize a Microprocessor or EEPROM. The hardware mode default queue sizes and watermark thresholds can be selected for various line rates using the MODEC pins. The user can control the DTE/DCE, RMII/MII and Half Duplex/Full Duplex and setting with hardware pins DCEDTES, RMIIMIIS, and FULLDS selection. The flow control (pause and back pressure) can be configured with the AFCS hardware pins. The user can also control bit order, data scrambling, and X.86 encapsulation using the A0, A1, and A2 pins respectively. Note that in the 100-pin CSBGA package option (DS33ZH11), three pins are reserved for these three signals in future package revisions, but may not be included in the current version. Contact the factory at telecom.support@dalsemi.com for more details.

The DS33Z11 has 3 different default hardware settings. This is outlined in the following tables. The typical applications for each of the Hardware Modes are outlined in following tables. Note that in the hardware only mode the following restrictions apply:

- The ports are powered up and ready to transmit/receive after reset
- BERT functionality is not supported in Hardware Mode.
- Queue size and watermarks are fixed
- Receive and Transmit HDLC FCS are 16 bits
- Transmit Packets are resent if errors occur, Receive Packets are rejected if errors occur
- MII, RMII, Full and Half Duplex, Automatic flow control, DTE, DCE, 100 or 10 Mbps can be selected through Hardware Pins
- TDEN and RDEN are not supported and should be tied high
- CIR function is not supported in Hardware Mode.

#### Table 8-8 Hardware Mode and Typical Applications

Modec Pin Settings	Applications
00	Serial Interface connected to a T1/E1 Line, Ethernet Interface set to 10 Mbps or 100 Mbps MII/RMII.
	Transmitter and receiver are enabled for communication.
10	Serial Interface connected to a T3/E3 line, Ethernet Interface set to 10 Mbps or 100 Mbps MII/RMII.
	Transmitter and receiver are enabled for communication.

The specific registers and detailed functions for each of the hardware modes are detailed in the following tables.

# Table 8-9 Specific Functional Default Values for Hardware Mode

Functional Block	Register Reference	Default Value in Hardware Mode	Description
Global			•
Connection between Serial and Ethernet Interfaces	GL.CON1	0000 0001b	Connection established for Serial 1 to Ethernet 1.
Serial Data			
Transmit Serial Interface Configuration	LI.TSLCR	0000 0000b	Transmit Data enable is not supported and should be tied high. The user must provide gapped clocks to mask bits if needed. The Transmit Serial data will output on the rising edge of TCLKI1-4.
Serial Interface Reset and Power-down	LI.RSTPD	0000 0000b	In default hardware mode the Serial Interface Transmitter is powered up and ready to go.
Transmit FCS	LI.TPPCL	0001 0000b*	FCS is set to 16 bits for the HDLC Transmitter.
Transmit Inter Frame Gap	LI.TIFGC	0000 0001b	Transmit inter frame gap is one byte. The value is 7E.
Receive FCS	LI.RPPCL	0001 0000b*	Receive HDLC FCS is set to 16 bits. Receive scrambling and bit ordering controlled by hardware pins
Receive Maximum Packet Length	LI.RMPSC	2016 bytes	The receive maximum packet length is set to 2016 bytes not including the HDLC FCS.
			Any packets greater than 2016 bytes are rejected.
Receive Serial Port Configuration	LI.RSLCR	0000 0000Ь	Receive RDEN enable will not be supported and should be tied high. The Received data is sampled on the falling edge and gapped clock is supported.
Transmit packet Resend Criteria	SU.TFRC	0000 0000b	Any error: Jabber timeout, Loss of carrier, Excessive deferral, Late collision, Excessive collisions, Under run, collision, deferred, heartbeat fail will result in resending of packets
Receive Packet Rejection Control	SU.RFRC	0000 0000b	Broadcast frames, Control frames, and Errored packets are rejected.
Receiver Maximum Size	SU.RMFSR	0111 1110b	The maximum receiver packet size is 2016 bytes including the MAC FCS. Any packet larger that 2016 is rejected
Ethernet			
MAC Control Register	SU.MACCR	0000 0000	Duplex mode(bit 20) is determined by the FULLDS pin
		0000 0100	(MSB to LSB)
		0000 0000	
		0000 1100b*	
MAC Flow Control Register	SU.MACFCR	0000 0001	Flow control is determined by the AFCS pin.
		0100 0000	Pause Timer = 320 (140h) Slots
		0000 0000	(MSB to LSB)
		0000 0000b*	

Functional Block	Register Reference	Default Value in Hardware Mode	Description
Queue Size and thresholds			
Transmit Queue Size	AR.TQSC1	0001 0100b	640 packets, Modec[1:0] = 00
	AR.TQSC1	0001 1000b	768 packets, Modec[1:0] = 10
Transmit Queue High	LI.TQHT	0000 1100b	384 packets, Modec[1:0] = 00
Threshold	LI.TQHT	0000 1100b	384 packets, Modec[1:0] = 01
Transmit Queue Low Threshold	LI.TQLT	0000 0110b	192 packets*, Modec[1:0] = 00
	LI.TQLT	0000 0110b	192 packets*, Modec[1:0] = 10
Receive Queue Size	AR.RQSC1	0010 1100b	1408 packets*, Modec[1:0] = 00
	AR.RQSC1	0010 1000b	1280 packets*, Modec[1:0] = 10
Receive Queue Low Threshold	SU.RQLT	0000 1111b	480 packets*, Modec[1:0] = 00
	SU.RQLT	0000 1100b	384 packets*, Modec[1:0] = 10
Receive Queue High Threshold	SU.RQHT	0001 1110b	960 packets*, Modec[1:0] = 00
	SU.RQHT	0001 1000b	768 packets*, Modec[1:0] = 10

\* The default values for these registers are different than in the Software mode.

Note: Each "packet" above is 2048 bytes.

### Table 8-10 Hardware Mode Pins

PIN	HARDWARE MODE FUNCTION
HWMODE	0 = Hardware Mode disabled.
	1 = Hardware Mode enabled.
MODEC[1:0]	Select the hardware mode default settings.
RMIIMIIS	0 = MII Operation.
	1 = RMII operation.
DCEDTES	1 = DCE Operation
	0 = DTE Operation
FULLDS	0 = Half Duplex Mode.
	1 = Full Duplex Mode.
A2/X86ED	0 = X.86 mode is disabled.
A1/SCD	$1 = X.86$ mode is enabled for transmit and receive. $0 = X^{43}+1$ scrambling/descrambling is enabled. $1 = X^{43}+1$ scrambling/descrambling is disabled.
A0/BREO	<ul> <li>0 = HDLC transmit and receive bits are normal. The MSB is transmitted and received first.</li> <li>1 = HDLC transmit and receive bits are reversed. The LSB is transmitted and received first.</li> </ul>

# 9 DEVICE REGISTERS

Ten address lines are used to address the register space. <u>Table 9-1</u> shows the register map for the DS33Z11 is shown in. The addressable range for the device is 0000h to 08FFh. Each register section is 64 bytes deep. Global Registers are preserved for software compatibility with multiport devices. The Serial Interface (Line) Registers are used to configure the serial port and the associated transport protocol. The Ethernet Interface (Subscriber) registers are used to control and observe each of the Ethernet ports. The registers associated with the MAC must be configured through indirect register write /read access due to the architecture of the device.

When writing to a register input values for unused bits and registers (those designated with "-") should be zero, as these bits and registers are reserved. When a register is read from, the values of the unused bits and registers should be ignored. A latched status bit is set when an event happens and is cleared when read.

The register details are provided in the following tables.

#### Table 9-1 Register Address Map

	Global Registers	Arbiter	BERT	Serial Interface	Ethernet Interface
	0000h – 003Fh	0040h – 007Fh	0080h – 00BFh	-	-
Port 1	-	-	-	00C0h – 013Fh	0140h – 017Fh

Unused address space: 180h - 7FFh

### 9.1 Register Bit Maps

<u>Table 9-2</u>, <u>Table 9-3</u>, <u>Table 9-4</u>, <u>Table 9-5</u>, <u>Table 9-6</u>, and <u>Table 9-7</u> contain the registers of the DS33Z11. Bits that are reserved are noted with a single dash "-". All registers not listed are reserved and should be initialized with a value of 00h for proper operation, unless otherwise noted.

### 9.1.1 Global Register Bit Map

Table 9-2 Global Register Bit Map
-----------------------------------

Addr	Name	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
00h	GLIDRL	<u>ID07</u>	<u>ID06</u>	<u>ID05</u>	ID04	<u>ID03</u>	ID02	<u>ID01</u>	ID00
01h	GL.IDRH	<u>ID15</u>	<u>ID14</u>	ID13	<u>ID12</u>	ID11	ID10	ID09	<u>ID08</u>
02h	GL.CR1	-	-	-	-	-	REF_CLKO	INTM	RST
03h	GL.BLR		_	_	_	_	-	-	GL.BLC1
04h	GL.RTCAL	-	_	_	RLCALS1	-	-	-	TLCALS1
05h	GL.SRCALS		_	_	-	-	_	REFCLKS	SYSCLS
06h	GL.LIE	-	_	_	LIN1TIE	-	_	-	LIN1RIE
07h	GL.LIS	_	_	_	LIN1TIS	_	-	-	LIN1RIS
08h	GL.SIE	_	_	_	-	-	_	-	SUB1IE
09h	GL.SIS	_	_	_	-	-	_	-	SUB1IS
0Ah	GL.TRQIE	_	_	_	TQ1IE	_	_	_	RQ1IE
0Bh	GL.TRQIS	-	-	_	TQ1IS	-	-	-	RQ1IS
0Ch	GL.BIE	-	-	_	-	-	-	-	BIE
0Dh	GL.BIS	-	-	_	-	-	-	-	BIS
0Eh	GL.CON1	-	-	_	-	-	-	-	LINE0
0Fh	Reserved	-	-	_	-	-	-	-	-
10h	Reserved	-	-	-	-	-	-	-	-
11h	Reserved	-	-	-	-	-	-	-	-
12h	GL.C1QPR	-	-	-	-	C1MRPRR	C1HWPRR	C1MHPR	C1HRPR
13h	Reserved	-	-	-	-	-	-	-	-
14h	Reserved	-	-	-	-	-	-	-	-
15h	Reserved	-	-	-	-	-	-	-	-
20h	GL.BISTEN	-	-	-	-	-	-	-	BISTE
21h	GL.BISTPF	-	-	-	-	-	-	BISTDN	BISTPF

22h - 3Fh are reserved.

### 9.1.2 Arbiter Register Bit Map

Table 9-3 Arbiter Register Bit Map

Addr	NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
40h	AR.RQSC1	RQSC7	RQSC6	RQSC5	RQSC4	RQSC3	RQSC2	RQSC1	RQSC0
41h	AR.TQSC1	TQSC7	TQSC6	TQSC5	TQSC4	TQSC3	TQSC2	TQSC1	TQSC0

### 9.1.3 BERT Register Bit Map

## Table 9-4 BERT Register Bit Map

Addr	NAME	Віт 7	BIT 6	Віт 5	BIT 4	Віт 3	Віт 2	BIT 1	Віт 0
080h	BCR	-	PMU	RNPL	RPIC	MPR	APRD	TNPL	TPIC
081h	Reserved	-	-	-	-	-	-	-	-
082h	BPCLR	-	QRSS	PTS	PLF4	PLF3	PLF2	PLF1	PLF0
083h	BPCHR	-	-	-	PTF4	PTF3	PTF2	PTF1	PTF0
084h	BSPB0R	BSP7	BSP6	BSP5	BSP4	BSP3	BSP2	BSP1	BSP0
085h	BSPB1R	BSP15	BSP14	BSP13	BSP12	BSP11	BSP10	BSP9	BSP8
086h	BSPB2R	BSP23	BSP22	BSP21	BSP20	BSP19	BSP18	BSP17	BSP16
087h	BSPB3R	BSP31	BSP30	BSP29	BSP28	BSP27	BSP26	BSP25	BSP24
088h	TEICR	-	-	TIER2	TIER1	TIER0	BEI	TSEI	-
08Ah	Reserved	-	-	-	-	-	-	-	-
08Bh	Reserved	-	-	-	-	-	-	-	-
08Ch	BSR	-	-	-	-	PMS	-	BEC	<u>005</u>
08Dh	Reserved	-	-	-	-	-	-	-	-
08Eh	BSRL	-	-	-	-	PMSL	BEL	BECL	OOSL
08Fh	Reserved	-	-	-	-	-	-	-	-
90h	BSRIE	-	-	-	-	PMSIE	BEIE	BECIE	OOSIE
91h	Reserved	-	-	-	-	-	-	-	-
92h	Reserved	-	-	-	-	-	-	-	-
93h	Reserved	-	-	-	-	-	-	-	-
94h	RBECB0R	BEC7	BEC6	BEC5	BEC4	BEC3	BEC2	BEC1	BEC0
95h	RBECB1R	BEC15	BEC14	BEC13	BEC12	BEC11	BEC10	BEC9	BEC8
96h	RBECB2R	BEC23	BEC22	BEC21	BEC20	BEC19	BEC18	BEC17	BEC16
97h	Reserved	-	-	-	-	-	-	-	-
98h	RBCB0	<u>BC7</u>	<u>BC6</u>	BC5	BC4	BC3	BC2	<u>BC1</u>	<u>BC0</u>
99h	RBCB1	<u>BC15</u>	<u>BC14</u>	<u>BC13</u>	BC12	<u>BC11</u>	<u>BC10</u>	BC9	<u>BC8</u>
9Ah	RBCB2	BC23	BC22	BC21	BC20	<u>BC19</u>	<u>BC18</u>	BC17	<u>BC16</u>
9Bh	RBCB3	<u>BC31</u>	<u>BC30</u>	<u>BC29</u>	<u>BC28</u>	<u>BC27</u>	<u>BC26</u>	<u>BC25</u>	<u>BC24</u>
9Ch	Reserved	-	-	-	-	-	-	-	-
9Dh	Reserved	-	-	-	-	-	-	-	-
9Eh	Reserved	-	-	-	-	-	-	-	-
9Fh	Reserved	-	-	-	-	-	-	-	-

### 9.1.4 Serial Interface Register Bit Map

 Table 9-5 Serial Interface Register Bit Map

Addr	NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
0C0h	LI.TSLCR	-	-	-	-	-	-	-	TDENPLT
0C1h	LI.RSTPD	-	-	-	-	-	-	RESET	-
0C2h	LI.LPBK	-	-	-	-	-	-	-	QLP
0C3h	Reserved	-	-	-	-	-	-	-	-
0C4h	LI.TPPCL	-	-	TFAD	TF16	TIFV	TSD	TBRE	-
0C5h	LI.TIFGC	TIFG7	TIFG6	TIFG5	TIFG4	TIFG3	TIFG2	TIFG1	TIFG0
0C6h	LI.TEPLC	TPEN7	TPEN6	TPEN5	TPEN4	TPEN3	TPEN2	TPEN1	TPEN0
0C7h	LI.TEPHC	MEIMS	TPER6	TPER5	TPER4	TPER3	TPER2	TPER1	TPER0
0C8h	LI.TPPSR	-	-	-	-	-	-	-	TEPF
0C9h	LI.TPPSRL	-	-	-	-	-	-	-	TEPFL
0CAh	LI.TPPSRIE	-	-	-	-	-	-	-	TEPFIE
0CBh	Reserved	-	-	-	-	-	-	-	-
0CCh	LI.TPCR0	TPC7	TPC6	TPC5	TPC4	TPC3	TPC2	TPC1	TPC0
0CDh	LI.TPCR1	TPC15	TPC14	TPC13	TPC12	TPC11	TPC10	TPC9	TPC8
0CEh	LI.TPCR2	TPC23	TPC22	TPC21	TPC20	TPC19	TPC18	TPC17	<u>TPC16</u>
0CFh	Reserved	-	-	-	-	-	-	-	-
0D0h	LI.TBCR0	TBC7	TBC6	TBC5	TBC4	TBC3	TBC2	TBC1	TBC0
0D1h	LI.TBCR1	TBC15	TBC14	TBC13	TBC12	TBC11	TBC10	TBC9	TBC8
0D2h	LI.TBCR2	TBC23	TBC22	TBC21	TBC20	TBC19	TBC18	TBC17	TBC16
0D3h	LI.TBCR3	TBC31	TBC30	TBC29	TBC28	TBC27	TBC26	TBC25	TBC24
0D4h	LI.TMEI	-	-	-	-	-	-	-	TMEI
0D5h	Reserved	-	-	-	-	-	-	-	-
0D6h	LI.THPMUU	-	-	-	-	-	-	-	TPMUU
0D7h	LI.THPMUS	-	-	-	-	-	-	-	TPMUS
0D8h	LI.TX86EDE	-	-	-	-	-	-	-	X86ED
0D9h	LI.TRX86A	X86TRA7	X86TRA6	X86TRA5	X86TRA4	X86TRA3	X86TRA2	X86TRA1	X86TRA0
0DAh	LI.TRX8C	X86TRC7	X86TRC6	X86TRC5	X86TRC4	X86TRC3	X86TRC2	X86TRC1	X86TRC0
0DBh	LI.TRX86SAPIH	TRSAPIH7	TRSAPIH6	TRSAPIH5	TRSAPIH4	TRSAPIH3	TRSAPIH2	TRSAPIH1	TRSAPIH0
0DCh	LI.TRX86SAPIL	TRSAPIL7	TRSAPIL6	TRSAPIL5	TRSAPIL4	TRSAPIL3	TRSAPIL2	TRSAPIL1	TRSAPIL0
0DDh	LI.CIR	CIRE	CIR6	CIR5	CIR4	CIR3	CIR2	CIR1	CIR0
100h	LI.RSLCR	-	-	-	-	-	-	-	RDENPLT
101h	LI.RPPCL	-	-	RFPD	RF16	RFED	RDD	RBRE	RCCE
102h	LI.RMPSCL	RMX7	RMX6	RMX5	RMX4	RMX3	RMX2	RMX1	RMX0
103h	LI.RMPSCH	RMX15	RMX14	RMX13	RMX12	RMX11	RMX10	RMX9	RMX8
104h	LI.RPPSR	-	-	-	-	-	<u>REPC</u>	RAPC	RSPC
	LI.RPPSRL	<u>REPL</u>	RAPL	<u>RIPDL</u>	<u>RSPDL</u>	<u>RLPDL</u>	REPCL	RAPCL	<u>RSPCL</u>
106h	LI.RPPSRIE	REPIE	RAPIE	RIPDIE	RSPDIE	RLPDIE	REPCIE	RAPCIE	RSPCIE
107h	Reserved								
	LI.RPCB0	RPC7	RPC6	RPC5	RPC4	RPC3	RPC2	RPC1	RPC0
109h	LI.RPCB1	<u>RPC15</u>	<u>RPC14</u>	<u>RPC13</u>	<u>RPC12</u>	<u>RPC11</u>	<u>RPC10</u>	<u>RPC09</u>	<u>RPC08</u>
10Ah	LI.RPCB2	<u>RPC23</u>	<u>RPC22</u>	<u>RPC21</u>	<u>RPC20</u>	<u>RPC19</u>	<u>RPC18</u>	<u>RPC17</u>	<u>RPC16</u>
	LI.RFPCB0	RFPC7	RFPC6	RFPC5	RFPC4	RFPC3	RFPC2	RFPC1	RFPC0
10Dh	LI.RFPCB1	RFPC15	RFPC14	RFPC13	RFPC12	<u>RFPC11</u>	<u>RFPC10</u>	RFPC9	RFPC8
	LI.RFPCB2	RFPC23	RFPC22	RFPC21	RFPC20	<u>RFPC19</u>	<u>RFPC18</u>	<u>RFPC17</u>	<u>RFPC16</u>
10Fh	Reserved								
110h	LI.RAPCB0	RAPC7	RAPC6	RAPC5	RAPC4	RAPC3	RAPC2	RAPC1	RAPC0
111h	LI.RAPCB1	<u>RAPC15</u>	RAPC14	RAPC13	RAPC12	RAPC11	<u>RAPC10</u>	RAPC9	RAPC8
112h	LI.RAPCB2	<u>RAPC23</u>	RAPC22	RAPC21	RAPC20	RAPC19	<u>RAPC18</u>	<u>RAPC17</u>	<u>RAPC16</u>

Addr	NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
113h	Reserved	-	-	-	-	-	-	-	-
114h	LI.RSPCB0	RSPC7	RSPC6	RSPC5	RSPC4	RSPC3	RSPC2	RSPC1	RSPC0
115h	LI.RSPCB1	RSPC15	RSPC14	RSPC13	RSPC12	RSPC11	RSPC10	RSPC9	RSPC8
116h	LI.RSPCB2	RSPC23	RSPC22	RSPC21	RSPC20	RSPC19	RSPC18	RSPC17	RSPC16
118h	LI.RBC0	RBC7	RBC6	RBC5	RBC4	RBC3	RBC2	RBC1	RBC0
119h	LI.RBC1	RBC15	RBC14	<u>RBC13</u>	<u>RBC12</u>	<u>RBC11</u>	<u>RBC10</u>	RBC9	RBC8
11Ah	LI.RBC2	RBC23	RBC22	RBC21	RBC20	<u>RBC19</u>	<u>RBC18</u>	<u>RBC17</u>	<u>RBC16</u>
11Bh	LI.RBC3	RBC31	RBC30	RBC29	RBC28	RBC27	RBC26	RBC25	RBC24
11Ch	LI.RAC0	REBC7	REBC6	REBC5	REBC4	REBC3	REBC2	REBC1	REBC0
11Dh	LI.RAC1	REBC15	REBC14	REBC13	REBC12	REBC11	REBC10	REBC9	REBC8
11Eh	LI.RAC2	REBC23	REBC22	REBC21	REBC20	REBC19	REBC18	REBC17	REBC16
11Fh	LI.RAC3	REBC31	REBC30	REBC29	REBC28	REBC27	REBC26	REBC25	REBC24
120h	LI.RHPMUU	-	-	-	-	-	-	-	RPMUU
121h	LI.RHPMUS	-	-	-	-	-	-	-	RPMUUS
122h	LI.RX86S	-	-	-	-	SAPIHNE	SAPILNE	CNE	ANE
123h	LI.RX86LSIE	-	-	-	-	SAPINE01IM	SAPINEFEIM	CNE3LIM	ANE4IM
124h	LI.TQLT	TQLT7	TQLT6	TQLT5	TQLT4	TQLT3	TQLT2	TQLT1	TQLT0
125h	LI.TQHT	TQHT7	TQHT6	TQHT5	TQHT4	TQHT3	TQHT2	TQHT1	TQHT0
126h	LI.TQTIE	-	-	-	-	TFOVFIE	TQOVFIE	TQHTIE	TQLTIE
127h	LI.TQCTLS	-	-	-	-	TFOVFLS	TQOVFLS	TQHTLS	TQLTLS
	0EEb 129b	13Eh aro i		-	-	II OVILS	TQUILS	TQITLO	1 QL

0DEh – 0FFh, 128h – 13Fh are reserved.

### DS33Z11 Ethernet Mapper

## 9.1.5 Ethernet Interface Register Bit Map

<b>Table 9-6 Ethernet Interface</b>	Register Bit Map
-------------------------------------	------------------

Addr	NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
140h	SU.MACRADL	MACRA7	MACRA6	MACRA5	MACRA4	MACRA3	MACRA2	MACRA1	MACRA0
141h	SU.MACRADH	MACRA15	MACRA14	MACRA13	MACRA12	MACRA11	MACRA10	MACRA09	MACRA08
142h	SU.MACRD0	MACRD7	MACRD6	MACRD5	MACRD4	MACRD3	MACRD2	MACRD1	MACRD0
143h	SU.MACRD1	MACRD15	MACRD14	MACRD13	MACRD12	MACRD11	MACRD10	MACRD9	MACRD8
144h	SU.MACRD2	MACRD23	MACRD22	MACRD21	MACRD20	MACRD19	MACRD18	MACRD17	MACRD16
145h	SU.MACRD3	MACRD31	MACRD30	MACRD29	MACRD28	MACRD27	MACRD26	MACRD25	MACRD24
146h	SU.MACWD0	MACWD7	MACWD6	MACWD5	MACWD4	MACWD3	MACWD2	MACWD1	MACWD0
147h	SU.MACWD1	MACWD15	MACWD14	MACWD13	MACWD12	MACWD11	MACWD10	MACWD09	MACWD08
148h	SU.MACWD2	MACWD23	MACWD22	MACWD21	MACWD20	MACWD19	MACWD18	MACWD17	MACWD16
149h	SU.MACWD3	MACD31	MACD30	MACD29	MACD28	MACD27	MACD26	MACD25	MACD24
14Ah	SU.MACAWL	MACAW 7	MACAW 6	MACAW 5	MACAW4	MACAW3	MACAW2	MACAW1	MACAW0
14Bh	SU.MACAWH	MACAW 15	MACAW 14	MACAW 13	MACAW12	MACAW11	MACAW10	MACAW9	MACAW8
14Ch	SU.MACRWC	-	-	-	-	-	-	MCRW	MCS
14Eh	RESERVED	-	-	-	-	-	-	-	-
14Fh	SU.LPBK	-	-	-	-	-	-	-	QLP
150h	SU.GCR	-	-	-	-	CRCS	H10S	ATFLOW	JAME
151h	SU.TFRC	-	-	-	-	NCFQ	TPDFCB	TPRHBC	TPRCB
152h	SU.TFSL	UR	EC	LC	ED	LOC	NOC	-	FABORT
153h	SU.TFSH	PR	HBF	CC3	CC2	CC1	CC0	LCO	DEF
154h	SU.RFSB0	FL7	FL6	FL5	FL4	FL3	FL2	FL1	FI0
155h	SU.RFSB1	RF	WT	FL13	FL12	FL11	FL10	FL9	FI8
156h	SU.RFSB2	-	-	CRCE	DB	MIIE	FT	CS	FTL
157h	SU.RFSB3	MF	-	-	BF	MCF	UF	CF	LE
158h	SU.RMFSRL	RMPS7	RMPS6	RMPS5	RMPS4	RMPS3	RMPS2	RMPS1	RMPS0
159h	SU.RMFSRH	RMPS15	RMPS14	RMPS13	RMPS12	RMPS11	RMPS10	RMPS09	RMPS08
15Ah	SU.RQLT	RQLT7	RQLT6	RQLT5	RQLT4	RQLT3	RQLT2	RQLT1	RQLT0
15Bh	SU.RQHT	RQHT7	RQHT6	RQHT5	RQHT4	RQHT3	RQHT2	RQHT1	RQHT0
15Ch	SU.QRIE	-	-	-	-	RFOVFIE	RQVFIE	RQLTIE	RQHTIE
15Dh	SU.QCRLS	-	-	-	-	RFOVFLS	RQOVFLS	RQHTLS	RQLTLS
15Eh	SU.RFRC	-	UCFR	CFRR	LERR	CRCERR	DBR	MIIER	BFR

15Fh – 17Fh are reserved.

### 9.1.6 MAC Register Bit Map

Addr	NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
0000h	SU.MACCR 31:24	Reserved	Reserved	Reserved	HDB	PS	Reserved	Reserved	Reserved
0001h	23:16	DRO	OML1	OML0	F	Reserved	Reserved	Reserved	Reserved
0002h	15:8	Reserved	Reserved	Reserved	LCC	Reserved	DRTY	Reserved	ASTP
0003h	7:0	BOLMT1	BOLMT0	DC	Reserved	TE	RE	Reserved	Reserved
0004h	SU.MACAH 31:24	Reserved							
0005h	23:16	Reserved							
0006h	15:8	PADR47	PADR46	PADR45	PADR44	PADR43	PADR42	PADR41	PADR40
0007h	7:0	PADR39	PADR38	PADR37	PADR36	PADR35	PADR34	PADR33	PADR32
0008h	SU.MACAL 31:24	PADR31	PADR30	PADR29	PADR28	PADR27	PADR26	PADR25	PADR24
0009h	23:16	PADR23	PADR22	PADR21	PADR20	PADR19	PADR18	PADR17	PADR16
000Ah	15:8	PADR15	PADR14	PADR13	PADR12	PADR11	PADR10	PADR09	PADR08
000Bh	7:0	PADR07	PADR06	PADR05	PADR04	PADR03	PADR02	PADR01	PADR00
000Ch	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
000Dh	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
000Eh	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
000Fh	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0010h	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0011h	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0012h	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0013h	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0014h	SU.MACMIIA 31:24	Reserved							
0015h	23:16	Reserved							
0016h	15:8	PHYA4	PHYA3	PHYA2	PHYA1	PHYA0	MIIA4	MIIA3	MIIA2
0017h	7:0	MIIA1	MIIA0	Reserved	Reserved	Reserved	Reserved	MIIW	MIIB
0018h	SU.MACMIID 31:24	Reserved							
0019h	23:16	Reserved							
001Ah	15:8	MIID15	MIID14	MIID13	MIID12	MIID11	MIID10	MIID09	MIID08
001Bh	7:0	MIID07	MIID06	MIID05	MIID04	MIID03	MIID02	MIID01	MIID00
001Ch	SU.MACFCR 31:24	PT15	PT14	PT13	PT12	PT11	PT10	PT09	PT08
001Dh	23:16	PT07	PT06	PT05	PT04	PT03	PT02	PT01	PT00
001Eh	15:8	Reserved							
001Fh	7:0	Reserved	Reserved	Reserved	Reserved	Reserved	PCF	FCE	FCB
100h	SU.MMCCTRL 31:24	Reserved							
101h	23:16	Reserved							
102h	15:8	Reserved	Reserved	MXFRM10	MXFRM9	MXFRM8	MXFRM7	MXFRM6	MXFRM5
103h	7:0	MXFRM4	MXFRM3	MXFRM2	MXFRM1	MXFRM0	Reserved	Reserved	Reserved
10Ch	RESERVED – initialize to FF	Reserved							
10Dh	RESERVED – initialize to FF	Reserved							
10Eh	RESERVED – initialize to FF	Reserved							
10Fh	RESERVED – initialize to FF	Reserved							

ADDR	NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
110h	RESERVED – initialize to FF	Reserved							
111h	RESERVED – initialize to FF	Reserved							
112h	RESERVED – initialize to FF	Reserved							
113h	RESERVED – initialize to FF	Reserved							
200h	SU.RxFrmCtr 31:24	RXFRMC31	RXFRMC30	RXFRMC29	RXFRMC28	RXFRMC27	RXFRMC26	RXFRMC25	RXFRMC24
201h	23:16	RXFRMC23	RXFRMC22	RXFRMC21	RXFRMC20	RXFRMC19	RXFRMC18	RXFRMC17	RXFRMC16
202h	15:8	RXFRMC15	RXFRMC14	RXFRMC13	RXFRMC12	RXFRMC11	RXFRMC10	RXFRMC9	RXFRMC8
203h	7:0	RXFRMC7	RXFRMC6	RXFRMC5	RXFRMC4	RXFRMC3	RXFRMC2	RXFRMC1	RXFRMC0
204h	SU.RxFrmOKCtr 31:24	RXFRMOK31	RXFRMOK30	RXFRMOK29	RXFRMOK28	RXFRMOK27	RXFRMOK26	RXFRMOK25	RXFRMOK24
205h	23:16	RXFRMOK23	RXFRMOK22	RXFRMOK21	RXFRMOK20	RXFRMOK19	RXFRMOK18	RXFRMOK17	RXFRMOK16
206h	15:8	RXFRMOK15	RXFRMOK14	RXFRMOK13	RXFRMOK12	RXFRMOK11	RXFRMOK10	RXFRMOK9	RXFRMOK8
207h	7:0	RXFRMOK7	RXFRMOK6	RXFRMOK5	RXFRMOK4	RXFRMOK3	RXFRMOK2	RXFRMOK1	RXFRMOK0
300h	SU.TxFrmCtr	TXFRMC31	TXFRMC30	TXFRMC29	TXFRMC28	TXFRMC27	TXFRMC26	TXFRMC25	TXFRMC24
301h	23:16	TXFRMC23	TXFRMC22	TXFRMC21	TXFRMC20	TXFRMC19	TXFRMC18	TXFRMC17	TXFRMC16
302h	15:8	TXFRMC15	TXFRMC14	TXFRMC13	TXFRMC12	TXFRMC11	TXFRMC10	TXFRMC9	TXFRMC8
303h	7:0	TXFRMC7	TXFRMC6	TXFRMC5	TXFRMC4	TXFRMC3	TXFRMC2	TXFRMC1	TXFRMC0
308h	SU.TxBytesCtr	TXBYTEC31	TXBYTEC30	TXBYTEC29	TXBYTEC28	TXBYTEC27	TXBYTEC26	TXBYTEC25	TXBYTEC24
309h	23:16	TXBYTEC23	TXBYTEC22	TXBYTEC21	TXBYTEC20	TXBYTEC19	TXBYTEC18	TXBYTEC17	TXBYTEC16
30Ah	15:8	TXBYTEC15	TXBYTEC14	TXBYTEC13	TXBYTEC12	TXBYTEC11	TXBYTEC10	TXBYTEC9	TXBYTEC8
30Bh	7:0	TXBYTEC7	TXBYTEC6	TXBYTEC5	TXBYTEC4	TXBYTEC3	TXBYTEC2	TXBYTEC1	TXBYTEC0
30Ch	SU.TxBytesOkCtr	TXBYTEOK31	TXBYTEOK30	TXBYTEOK29	TXBYTEOK28	TXBYTEOK27	TXBYTEOK26	TXBYTEOK25	TXBYTEOK24
30Dh	23:16	TXBYTEOK23	TXBYTEOK22	TXBYTEOK21	TXBYTEOK20	TXBYTEOK19	TXBYTEOK18	TXBYTEOK17	TXBYTEOK16
30Eh	15:8	TXBYTEOK15	TXBYTEOK14	TXBYTEOK13	TXBYTEOK12	TXBYTEOK11	TXBYTEOK10	TXBYTEOK9	TXBYTEOK8
30Fh	7:0	TXBYTEOK7	TXBYTEOK6	TXBYTEOK5	TXBYTEOK4	TXBYTEOK3	TXBYTEOK2	TXBYTEOK1	TXBYTEOK0
334h	SU.TxFrmUndr	TXFRMU31	TXFRMU30	TXFRMU29	TXFRMU28	TXFRMU27	TXFRMU26	TXFRMU25	TXFRMU24
335h	23:16	TXFRMU23	TXFRMU22	TXFRMU21	TXFRMU20	TXFRMU19	TXFRMU18	TXFRMU17	TXFRMU16
336h	15:8	TXFRMU15	TXFRMU14	TXFRMU13	TXFRMU12	TXFRMU11	TXFRMU10	TXFRMU9	TXFRMU8
337h	7:0	TXFRMU7	TXFRMU6	TXFRMU5	TXFRMU4	TXFRMU3	TXFRMU2	TXFRMU1	TXFRMU0
338h	SU.TxBdFrmCtr	TXFRMBD31	TXFRMBD30	TXFRMBD29	TXFRMBD28	TXFRMBD27	TXFRMBD26	TXFRMBD25	TXFRMBD24
339h	23:16	TXFRMBD23	TXFRMBD22	TXFRMBD21	TXFRMBD20	TXFRMBD19	TXFRMBD18	TXFRMBD17	TXFRMBD16
33Ah	15:8	TXFRMBD15	TXFRMBD14	TXFRMBD13	TXFRMBD12	TXFRMBD11	TXFRMBD10	TXFRMBD9	TXFRMBD8
33Bh	7:0	TXFRMBD7	TXFRMBD6	TXFRMBD5	TXFRMBD4	TXFRMBD3	TXFRMBD2	TXFRMBD1	TXFRMBD0

Note that the addresses in the table above are the indirect addresses that must be provided to the SU.MACAWH and SU.MACAWL. All unused and reserved locations must be initialized to zero for proper operation.

# 9.2 Global Register Definitions

Functions contained in the global registers include: framer reset, LIU reset, device ID, BERT interrupt status, framer interrupt status, MCLK configuration, and BPCLK configuration. These registers are preserved to provide code compatibility with the multiport devices in this product family. The global registers bit descriptions are presented below.

Register Name:	GL.IDRL
Register Description:	Global ID Low Register
Register Address:	00h

Bit #	7	6	5	4	3	2	1	0
Name	<u>ID07</u>	<u>ID06</u>	<u>ID05</u>	<u>ID04</u>	<u>ID03</u>	<u>ID02</u>	<u>ID01</u>	<u>ID00</u>
Default	0	0	1	1	0	0	0	0

Bit 7: ID07 Reserved for future use

Bit 6: ID06 Reserved for future use

Bit 5: ID05 If this bit is set the device contains a RMII interface

Bit 4: ID04 If this bit is set the device contains a MII interface

Bit 3: ID03 If this bit is set the device contains an Ethernet PHY

**Bits 0-2: ID00-ID02** A three-bit count that is equal to 000b for the first die revision, and is incremented with each successive die revision. May not match the two-letter die revision code on the top brand of the device.

Register Name:	GL.IDRH
Register Description:	Global ID High Register
Register Address:	01h

Bit #	7	6	5	4	3	2	1	0
Name	<u>ID15</u>	<u>ID14</u>	<u>ID13</u>	<u>ID12</u>	<u>ID11</u>	<u>ID10</u>	<u>ID09</u>	<u>ID08</u>
Default	0	0	0	0	0	0	1	0

Bits 5-7: ID13-15 Number of ports in the device - 1. (i.e. 000 = 1 port)

Bit 4: ID12 If this bit is set the device has LIU functionality

Bit 3: ID11 If this bit is set the device has a framer

Bit 2: ID10 Reserved for future use

Bit 1: ID09 If this bit is set the device has HDLC or X.86 encapsulation

Bit 0: ID08 If this bit is set the device has inverse multiplexing functionality

Register Name:GL.CR1Register Description:Global Control Register 1Register Address:02h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	REF_CLKO	INTM	RST
Default						0	0	0

Bit 2: REF\_CLKO OFF (REF\_CLKO) This bit determines if the REF\_CLKO is turned off

1 = REF\_CLKO is disabled and outputs an active low signal.

0 = REF\_CLKO is active and in accordance with RMII/MII Selection

**Bit 1: INT pin mode (INTM)** This bit determines the inactive mode of the **INT** pin. The **INT** pin always drives low when active.

1 = Pin is high impedance when not active

0 = Pin drives high when not active

**Bit 0: Reset (RST).** When this bit is set to 1, all of the internal data path and status and control registers (except this RST bit), on all ports, are reset to their default state. This bit must be set high for a minimum of 100ns.

0 = Normal operation

1 = Reset and force all internal registers to their default values

Register Name:GL.BLRRegister Description:Global BERT Connect RegisterRegister Address:03h								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	BLC1
Default	0	0	0	0	0	0	0	0

**Bit 0: BERT Connect 1 (BLC1)** If this bit is set to 1, the BERT is connected to Serial Interface 1. The BERT transmitter is connected to the transmit serial port and receive to receive serial port. When the BERT is connected, normal data transfer is interrupted. Note that connecting the BERT overrides a connection to the Serial Interface, if a connection exists. When the BERT is disconnected, the connection is restored. The BERT is unavailable in Hardware Mode.

Register Name:	GL.RTCAL
Register Description:	Global Receive and Transmit Serial Port Clock Activity Latched Status
Register Address:	04h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	RLCALS1	-	-	-	TLCALS1
Default	-	-	-	-	-	-	-	-

Bit 4: Receive Serial Interface Clock Activity Latched Status 1 (RLCALS1) This bit is set to 1 if the receive clock for Serial Interface 1 has activity. This bit is cleared upon read.

Bit 0: Transmit Serial Interface Clock Activity Latched Status 1 (TSCALS1) This bit is set to 1 if the transmit clock for Serial Interface 1 has activity. This bit is cleared upon read.

Register I Register I Register /	Description:		GL.SRCALS Global SDRAM Reference Clock Activity Latched Status 05h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	REFCLKS	SYSCLS		
Default	-	-	-	-	-	-	-	-		

Bit 1: Reference Clock Activity Latched Status (REFCLKS) This bit is set to 1 if REF CLK has activity. This bit is cleared upon read.

Bit 0: System Clock Input Latched Status (SYSCLS) This bit is set to 1 if SYSCLKI has activity. This bit is cleared upon read.

Register Name: Register Description: Register Address:			GL.LIE Global Serial Interface Interrupt Enable 06h						
Bit #	7	6	5	4	3	2	1	0	
Name	-	-	-	LIN1TIE	-	-	-	LIN1RIE	
Default	0	0	0	0	0	0	0	0	

Bit 4: Serial Interface 1 TX Interrupt Enable (LINE1TIE) Setting this bit to 1 enables an interrupt on LIN1TIS Bit 0: Serial Interface 1 RX Interrupt Enable (LINE1RIE) Setting this bit to 1 enables an interrupt on LIN1RIS

Register Na Register De Register Ac	escription:	G	iL.LIS ilobal Serial )7h	Interface Int	errupt Statu	S		
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	LIN1TIS	-	-	-	LIN1RIS
Default	0	0	0	0	0	0	0	0

**Bit 4: Serial Interface 1 TX Interrupt Status (LINE1TIS)** This bit is set if Serial Interface 1 Transmit has an enabled interrupt generating event. Serial Interface interrupts consist of HDLC interrupts and X.86 interrupts. **Bit 0: Serial Interface 1 RX Interrupt Status (LINER1IS)** This bit is set if Serial Interface 1 Receive has an enabled interrupt generating event. Serial Interface interrupts consist of HDLC interrupts and X.86 interrupts.

Register Name:GL.SIERegister Description:Global Ethernet Interface Interrupt EnableRegister Address:08h								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	SUB1IE
Default	0	0	0	0	0	0	0	0

Bit 0: Ethernet Interface 1 Interrupt Enable (SUB1IE) Setting this bit to 1 enables an interrupt on SUB1S.

Register Na Register De Register Ad	escription:	G	GL.SIS Global Ethernet Interface Interrupt Status 09h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	SUB1IS		
Default	0	0	0	0	0	0	0	0		

**Bit 0: Ethernet Interface 1 Interrupt Status (SUB1IS)** This bit is set to 1 if Ethernet Interface 1 has an enabled interrupt generating event. The Ethernet Interface consists of the MAC and The RMII/MII port.

	Ster Name:       GL.TRQIE         Ster Description:       Global Transmit Receive Queue Interrupt Enable         Ster Address:       0Ah							
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	TQ1IE	-	-	-	RQ1IE
Default	0	0	0	0	0	0	0	0

**Bit 4: Transmit Queue 1 Interrupt Enable (TQ1IE)** Setting this bit to 1 enables an interrupt on TQ1IS. **Bit 0: Receive Queue 1 Interrupt Enable (RQ1IE)** Setting this bit to 1 enables an interrupt on RQ1IS.

Register Name:GL.TRQISRegister Description:Global Transmit Receive Queue Interrupt StatusRegister Address:0Bh								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	TQ1IS	-	-	-	RQ1IS
Default	0	0	0	0	0	0	0	0

**Bit 4: Transmit Queue 1 Interrupt Enable (TQ1IS)** If this bit is set to 1, the Transmit Queue 1 has interrupt status event. Transmit queue events are transmit queue-crossing thresholds and queue overflows.

**Bit 0: Receive Queue 1 Interrupt Status (RQ1IS)** If this bit is set to 1, the Receive Queue 1 has interrupt status event. Receive queue events are transmit queue-crossing thresholds and queue overflows.

Register Na Register Do Register Ad	escription:	Ģ	GL.BIE Global BERT Interrupt Enable 0Ch							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	BIE		
Default	0	0	0	0	0	0	0	0		

Bit 0: BERT Interrupt Enable (BIE) Setting this bit to 1 enables an interrupt on BIS.

Register Na Register Do Register Ad	escription:	G	GL.BIS Global BERT Interrupt Status 0Dh							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	BIS		
Default	0	0	0	0	0	0	0	0		

Bit 0: BERT Interrupt Status (BIS) This bit is set to 1 if the BERT has an enabled interrupt generating event.

Register N Register D Register A	Description:	С	GL.CON1 Connection Register for Ethernet Interface 1 0Eh							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	LINE1[0]		
Default	0	0	0	0	0	0	0	1		

**Bit 0: LINE1[0]** This bit is preserved to provide software compatibility with multiport devices. The LINE1[0] bit selects the Ethernet port that is to be connected to the Serial Interface. Note that Bi-directional connection is assumed between the Serial and Ethernet Interfaces. The connection register and corresponding queue size must be defined for proper operation. Writing a 0 to this register will disconnect the connection. When a connection is disconnected, "1"s are sourced to the Serial Interface transmit and to the HDLC receiver and the clocks to the HDLC transmitter/receiver are disabled.

Register Name:	GL.C1QPR
Register Description:	Connection 1 Queue Pointer Reset
Register Address:	12h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	C1MRPRR	C1HWPRR	C1MHPR	C1HRPR
Default	0	0	0	0	0	0	0	0

**Bit 3: MAC Read Pointer Reset (C1MRPRR)** If this bit is set to 1, the receive queue read pointer is reset for connection 1. The queue pointer must be reset after a disconnect and before a connection.

**Bit 2: HDLC Write Pointer Reset (C1HWPRR)** If this bit is set to 1, the receive queue write pointer is reset for connection 1. The queue pointer must be reset after a disconnect and before a connection.

**Bit 1: HDLC Read Pointer Reset (C1MHPR)** If this bit is set to 1, the receive queue read pointer is reset for connection 1. The queue pointer must be reset after a disconnect and before a connection.

Bit 0: MAC Transmit Write Pointer Reset (C1HRPR) If this bit is set to 1, the receive queue write pointer is reset for connection 1. The queue pointer must be reset after a disconnect and before a connection.

Register Name:	GL.BISTEN
Register Description:	BIST Enable
Register Address:	20h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	BISTE
Default	0	0	0	0	0	0	0	0

**Bit 0: BIST Enable (BISTE)** If this bit is set the DS33Z11 performs BIST test on the SDRAM. Normal data communication is halted while BIST enable is high. The user must reset the DS33Z11 after completion of BIST test before normal dataflow can begin.

Register Name:GL.BISTFRegister Description:BIST PasRegister Address:21h								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	BISTDN	BISTPF
Default	0	0	0	0	0	0	0	0

**Bit 1: BIST DONE (BISTDN)** If this bit is set to 1, the DS33Z11 has completed the BIST Test initiated by BISTE. The pass fail result is available in BISTPF.

**Bit 0: BIST PassFail (BISTPF)** This bit is equal to 0 after the DS33Z11 performs BIST testing on the SDRAM and the test passes. This bit is set to 1 if the test failed. This bit is valid only after the BIST test is complete and the BIST DN bit is set. If set this bit can only be cleared by resetting the DS33Z11.

TQSC0

1

1 TQSC1

1

# 9.3 Arbiter Registers

Default

The Arbiter manages the transport between the Ethernet port and the Serial Interface. It is responsible for queuing and dequeuing data to an external SDRAM. The arbiter handles requests from the HDLC and MAC to transfer data to/from the SDRAM. The base address of the Arbiter register space is 0040h.

# 9.3.1 Arbiter Register Bit Descriptions

Register N Register D Register A	Description:			ve Queue Siz	e Connectio	n		
Bit #	7	6	5	4	3	2	1	0
Name	RQSC7	RQSC6	RQSC5	RQSC4	RQSC3	RQSC2	RQSC1	RQSC0
Default	0	0	1	1	1	1	0	1

Bits 0-7: Receive Queue Size (RQSC[0:7]) These 7 bits of the size of receive queue associated with the connection. Receive queue is for data arriving from the MAC to be sent to the WAN. The Queue address size is defined in increments of 32 x 2048 bytes. The queue size is AR.RQSC1 multiplied by 32 to determine the number of 2048 byte packets that can be stored in the queue. This queue is constructed in the external SDRAM. Note: Queue size of 0 is not allowed and should never be set.

Register I Register I Register /	Description:		R.TQSC1 biter Transmit Queue Size Connection 1 h					
Bit #	7	6	5	4	3	2		
Name	TQSC7	TQSC6	TQSC5	TQSC4	TQSC3	TQSC2		

0

0

0

Bits 0-7: Transmit Queue Size (TQSC[0:7]) This is size of transmit queue associated with the connection. The queue address size is defined in increments of 32 packets. The range of bytes will depend on the external SDRAM connected to the DS33Z11. Transmit queue is the data queue for data arriving on the WAN that is sent to the MAC. Note that queue size of 0 is not allowed and should never be set.

0

0

0

# 9.4 BERT Registers

Register Name:BCRRegister Description:BERT Control RegisterRegister Address:80h								
Bit #	7	6	5	4	3	2	1	0
Name	-	PMU	RNPL	RPIC	MPR	APRD	TNPL	TPIC
Default	0	0	0	0	0	0	0	0

Bit 7: This bit must be kept low for proper operation.

**Bit 6: Performance Monitoring Update (PMU)** This bit causes a performance monitoring update to be initiated. A 0 to 1 transition causes the performance monitoring registers to be updated with the latest data, and the counters reset (0 or 1). For a second performance monitoring update to be initiated, this bit must be set to 0, and back to 1. If PMU goes low before the PMS bit goes high, an update might not be performed.

**Bit 5: Receive New Pattern Load (RNPL)** A zero to one transition of this bit will cause the programmed test pattern (QRSS, PTS, PLF [4:0], PTF [4:0], and BSP [31:0]) to be loaded in to the receive pattern generator. This bit must be changed to zero and back to one for another pattern to be loaded. Loading a new pattern will forces the receive pattern generator out of the "Sync" state which causes a resynchronization to be initiated. Note: QRSS, PTS, PLF [4:0], and BSP [31:0] must not change from the time this bit transitions from 0 to 1 until four RCLKI clock cycles after this bit transitions from 0 to 1.

**Bit 4: Receive Pattern Inversion Control (RPIC)** When 0, the receive incoming data stream is not altered. When 1, the receive incoming data stream is inverted.

**Bit 3: Manual Pattern Resynchronization (MPR)** A zero to one transition of this bit will cause the receive pattern generator to resynchronize to the incoming pattern. This bit must be changed to zero and back to one for another resynchronization to be initiated. Note: A manual resynchronization forces the receive pattern generator out of the "Sync" state.

**Bit 2:** Automatic Pattern Resynchronization Disable (APRD) When 0, the receive pattern generator will automatically resynchronize to the incoming pattern if six or more times during the current 64-bit window the incoming data stream bit and the receive pattern generator output bit did not match. When 1, the receive pattern generator will not automatically resynchronize to the incoming pattern. Note: Automatic synchronization is prevented by not allowing the receive pattern generator to automatically exit the "Sync" state.

**Bit 1: Transmit New Pattern Load (TNPL)** A zero to one transition of this bit will cause the programmed test pattern (QRSS, PTS, PLF[4:0], PTF[4:0], and BSP[31:0]) to be loaded in to the transmit pattern generator. This bit must be changed to zero and back to one for another pattern to be loaded. Note: QRSS, PTS, PLF[4:0], PTF[4:0], and BSP[31:0] must not change from the time this bit transitions from 0 to 1 until four TCLKI clock cycles after this bit transitions from 0 to 1.

**Bit 0: Transmit Pattern Inversion Control (TPIC)** When 0, the transmit outgoing data stream is not altered. When 1, the transmit outgoing data stream is inverted.

n

0

Register N Register I Register A	Description:	BE	BPCLR BERT Pattern Configuration Low Register 82h					
Bit #	7	6	5	4	3	2	1	0
Name	-	QRSS	PTS	PLF4	PLF3	PLF2	PLF1	PLF0

0

0

0

**Bit 6: QRSS Enable (QRSS)** When 0, the pattern generator configuration is controlled by PTS, PLF[0:4], and PTF[0:4], and BSP[0:31]. When 1, the pattern generator configuration is forced to a QRSS pattern with a generating polynomial of  $x^{20} + x^{17} + 1$ . The output of the pattern generator is forced to one if the next fourteen output bits are all zero.

Bit 5: Pattern Type Select (PTS) When 0, the pattern is a PRBS pattern. When 1, the pattern is a repetitive pattern.

Register Name: Register Description: Register Address:

0

0

0

Default

BPCHR BERT Pattern Configuration High Register 83h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	PTF4	PTF3	PTF2	PTF1	PTF0
Default	0	0	0	0	0	0	0	0

**Bits 4 to 0: Pattern Tap Feedback (PTF[4:0])** These five bits control the PRBS "tap" feedback of the pattern generator. The "tap" feedback is from bit y of the pattern generator (y = PTF[4:0] + 1). These bits are ignored when programmed for a repetitive pattern. For a PRBS signal, the feedback is an XOR of bit n and bit y. The values possible are outlined in Section <u>8.15</u>.

Register Name:	BSPB0R
Register Description:	BERT Pattern Byte0 Register
Register Address:	84h

Bit #	7	6	5	4	3	2	1	0
Name	BSP7	BSP6	BSP5	BSP4	BSP3	BSP2	BSP1	BSP0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7: BERT Pattern (BSP[7:0]) Lower eight bits of 32 bits. Register description follows next register.

Register Name:	BSPB1R
Register Description:	BERT Pattern Byte 1 Register
Register Address:	85h

Bit #	7	6	5	4	3	2	1	0
Name	BSP15	BSP14	BSP13	BSP12	BSP11	BSP10	BSP9	BSP8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7: BERT Pattern (BSP[15:8]) 8 bits of 32 bits. Register description below.

Register N Register D Register A	Description:	BE	BSPB2R BERT Pattern Byte2 Register 86h					
Bit #	7	6	5	4	3	2	1	0
Name	BSP23	BSP22	BSP21	BSP20	BSP19	BSP18	BSP17	BSP16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7: BERT Pattern (BSP[23:16]) 8 bits of 32 bits. Register description below.

Register Name:BSPB3RRegister Description:BERT Seed/Pattern Byte3 RegisterRegister Address:87h								
Bit #	7	6	5	4	3	2	1	0
Name	BSP31	BSP30	BSP29	BSP28	BSP27	BSP26	BSP25	BSP24
Default	0	0	0	0	0	0	0	0

Bits 0 to 8: BERT Pattern (BSP[31:24]) Upper 8 bits of 32 bits. Register description below.

**BERT Pattern (BSP[31:0])** These 32 bits are the programmable seed for a transmit PRBS pattern, or the programmable pattern for a transmit or receive repetitive pattern. BSP(31) is the first bit output on the transmit side for a 32-bit repetitive pattern or 32-bit length PRBS. BSP(31) is the first bit input on the receive side for a 32-bit repetitive pattern.

0

0

005

0

1

TSE

0

Register Name: Register Description: Register Address:			TEICR Transmit Error Insertion Control Register 88h					
Bit #	7	6	5	4	3	2		
Name	_	-	TIFR2	TIFR1	TIFR0	BEI		

0

0

Default

0

Bits 3 - 5: Transmit Error Insertion Rate (TEIR[2:0]) These three bits indicate the rate at which errors are inserted in the output data stream. One out of every 10<sup>n</sup> bits is inverted. TEIR[2:0] is the value n. A TEIR[2:0] value of 0 disables error insertion at a specific rate. A TEIR[2:0] value of 1 result in every 10<sup>th</sup> bit being inverted. A TEIR[2:0] value of 2 results in every 100<sup>th</sup> bit being inverted. Error insertion starts when this register is written to with a TEIR[2:0] value that is non-zero. If this register is written to during the middle of an error insertion process, the new error rate is started after the next error is inserted.

0

0

0

Bit 2: Bit Error Insertion Enable (BEI) When 0, single bit error insertion is disabled. When 1, single bit error insertion is enabled.

Bit 1: Transmit Single Error Insert (TSEI) This bit causes a bit error to be inserted in the transmit data stream if and single bit error insertion is enabled. A 0 to 1 transition causes a single bit error to be inserted. For a second bit error to be inserted, this bit must be set to 0, and back to 1. Note: If this bit transitions more than once between error insertion opportunities, only one error is inserted.

#### All other bits in this register besides BEI and TSEI and TIER must be reset to 0 for proper operation.

Register Name: Register Description: Register Address:			BSR BERT Status Register 8Ch						
Bit #	7	6	5	4	3	2	1		
Name	-	-	-	-	PMS	-	BEC		
Default	0	0	0	0	0	0	0		

Bit 3: Performance Monitoring Update Status (PMS) This bit indicates the status of the receive performance monitoring register (counters) update. This bit will transition from low to high when the update is completed. PMS is asynchronously forced low when the PMU bit goes low. TCLKI and RCLKI must be present.

Bit 1: Bit Error Count (BEC) When 0, the bit error count is zero. When 1, the bit error count is one or more.

Bit 0: Out Of Synchronization (OOS) When 0, the receive pattern generator is synchronized to the incoming pattern. When 1, the receive pattern generator is not synchronized to the incoming pattern.

Register Name:	BSRL
Register Description:	BERT Status Register Latched
Register Address:	8Eh

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	PMSL	<u>BEL</u>	BECL	<u>OOSL</u>
Default	-	-	-	-	-	-	-	-

Bit 3: Performance Monitor Update Status Latched (PMSL) This bit is set when the PMS bit transitions from 0 to 1.

Bit 2: Bit Error Detected Latched (BEL) This bit is set when a bit error is detected.

Bit 1: Bit Error Count Latched (BECL) This bit is set when the BEC bit transitions from 0 to 1.

Bit 0: Out Of Synchronization Latched (OOSL) This bit is set when the OOS bit changes state.

Register Name:	BSRIE
Register Description:	BERT Status Register Interrupt Enable
Register Address:	90h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	PMSIE	BEIE	BECIE	OOSIE
Default	0	0	0	0	0	0	0	0

Bit 3: Performance Monitoring Update Status Interrupt Enable (PMSIE) This bit enables an interrupt if the PMSL bit is set.

0 =interrupt disabled

1 = interrupt enabled

Bit 2: Bit Error Interrupt Enable (BEIE) This bit enables an interrupt if the BEL bit is set.

- 0 = interrupt disabled
- 1 = interrupt enabled

Bit 1: Bit Error Count Interrupt Enable (BECIE) This bit enables an interrupt if the BECL bit is set.

- 0 = interrupt disabled
- 1 = interrupt enabled

Bit 0: Out Of Synchronization Interrupt Enable (OOSIE) This bit enables an interrupt if the OOSL bit is set.

- 0 = interrupt disabled
- 1 = interrupt enabled

0

Register N Register D Register A	Description:	Re	RBECB0R Receive Bit Error Count Byte 0 Register 94h					
Bit #	7	6	5	4	3	2	1	0
Name	BEC7	BEC6	BEC5	BEC4	BEC3	BEC2	BEC1	BEC0

Delault	0	0	0	0	0	0	0	

Bits 0 - 7: Bit Error Count (BEC[0:7]) Lower eight bits of 24 bits. Register description below.

D - C - . . 14

Default

0

0

Register N Register D Register A	Description:	Re	RBECB1R Receive Bit Error Count Byte 1 Register 95h					
Bit #	7	6	5	4	3	2	1	0
Name	BEC15	BEC14	BEC13	BEC12	BEC11	BEC10	BEC9	BEC8

0

0

0

0

Bits 0 - 7: Bit Error Count (BEC[8:15]) Eight bits of a 24 bit value. Register description below.

0

Register Name: RBECR2									
Register [	Description:	Receive Bit Error Count Byte 2 Register							
Register Address: 96h									
Bit #	7	6	5	4	3	2	1		

Bit #	7	6	5	4	3	2	1	0
Name	BEC23	BEC22	BEC21	BEC20	BEC19	BEC18	BEC17	BEC16
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Bit Error Count (BEC[16:23]) Upper 8-bits of the register.

**Bit Error Count (BEC[0:23])** These twenty-four bits indicate the number of bit errors detected in the incoming data stream. This count stops incrementing when it reaches a count of FF FFFFh. The associated bit error counter will not incremented when an OOS condition exists.

Register Name:RBCB0Register Description:Receive Bit Count Byte 0 RegisterRegister Address:98h								
Bit #	7	6	5	4	3	2	1	0
Name	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Bit Count (BC[0:7]) Eight bits of a 32 bit value. Register description below.

Register Name:	RBCB1
Register Description:	Receive Bit Count Byte 1 Register #1
Register Address:	99h

Bit #	7	6	5	4	3	2	1	0
Name	BC15	<u>BC14</u>	<u>BC13</u>	<u>BC12</u>	<u>BC11</u>	<u>BC10</u>	BC9	BC8
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Bit Count (BC[8:15]) Eight bits of a 32 bit value. Register description below.

Register N Register D Register A	Description:	Re	RBCB2 Receive Bit Count Byte 2 Register 9Ah							
Bit #	7	6	5	4	3	2	1	0		
Name	BC23	BC22	<u>BC21</u>	BC20	<u>BC19</u>	<u>BC18</u>	<u>BC17</u>	<u>BC16</u>		
Default	0	0	0	0	0	0	0	0		

Bits 0 - 7: Bit Count (BC[16:23]) Eight bits of a 32 bit value. Register description below.

Register Name:RBCB3Register Description:Receive Bit Count Byte 3 RegisterRegister Address:9Bh								
Bit #	7	6	5	4	3	2	1	0
Name	<u>BC31</u>	<u>BC30</u>	<u>BC29</u>	BC28	<u>BC27</u>	BC26	<u>BC25</u>	<u>BC24</u>
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Bit Count (BC[24:31]) Upper 8-bits of the register.

**Bit Count (BC[0:31])** These thirty-two bits indicate the number of bits in the incoming data stream. This count stops incrementing when it reaches a count of FFFF FFFFh. The associated bit counter will not incremented when an OOS condition exists.

# 9.5 Serial Interface Registers

The Serial Interface contains the Serial HDLC transport circuitry and the associated serial port. The Serial Interface register map consists of registers that are common functions, transmit functions, and receive functions.

Bits that are <u>underlined</u> are read-only; all other bits can be written. All reserved registers and bits with "-" designation should be written to zero, unless specifically noted in the register definition. When read, the information from reserved registers and bits designated with "-" should be discarded.

Counter registers are updated by asserting (low to high transition) the associated performance monitoring update signal (xxPMU). During the counter register update process, the associated performance monitoring status signal (xxPMS) is deasserted. The counter register update process consists of loading the counter register with the current count, resetting the counter, forcing the zero count status indication low for one clock cycle, and then asserting xxPMS. No events are missed during this update procedure.

A latched bit is set when the associated event occurs, and remains set until it is cleared by reading. Once cleared, a latched bit will not be set again until the associated event occurs again. Reserved configuration bits and registers should be written to zero.

### 9.5.1 Serial Interface Transmit and Common Registers

Serial Interface Transmit Registers are used to control the HDLC transmitter associated with each Serial Interface. The register map is shown in the following table. Note that throughout this document the HDLC processor is also referred to as a "packet processor."

# 9.5.2 Serial Interface Transmit Register Bit Descriptions

Register N Register D Register A	Description:	Tr	LI.TSLCR Transmit Serial Interface Configuration Register 0C0h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	TDENPLT		
Default	0	0	0	0	0	0	0	0		

**Bit 0: Transmit Data Enable Polarity (TDENPLT)** If set to 1, TDEN is active low for enable. In the default mode, when TDEN is logic high, the data is enabled and output by the DS33Z11.

Register N Register D Register A	Description:	Se	LI.RSTPD Serial Interface Reset Register 0C1h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	RESET	-		
Default	0	0	0	0	0	0	0	0		

**Bit 1: RESET** If this bit set to 1, the Data Path and Control and Status for this interface are reset. The Serial Interface is held in Reset as long as this bit is high. This bit must be high for a minimum of 200 nsec for a valid reset to occur.

Register N Register D Register A	Description:	Se	LI.LPBK Serial Interface Loopback Control Register 0C2h					
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	QLP
Default	0	0	0	0	0	0	0	0

**Bit 0: Queue Loopback Enable (QLP)** If this bit set to 1, data received on the Serial Interface is looped back to the Serial Interface transmitter. Received data will not be sent from the Serial Interface to the Ethernet Interface. Buffered packet data will remain in queue until the loopback is removed.

### 9.5.3 Transmit HDLC Processor Registers

Register N Register I Register A	Description:	T	I.TPPCL ransmit Pack C4h	et Processo	r Control Lo	w Register	
Bit #	7	6	5	4	3	2	1
NI			TE 4 D	TE 4 0	<b>TIC</b> \/	TOD	

Name	-	-	TFAD	TF16	TIFV	TSD	TBRE	TIAEI
Default	0	0	0	0	0	0	0	0

Note: The user should take care not to modify this register value during packet error insertion.

**Bits 5 - 6: Transmit FCS Append Disable (TFAD)** – This bit controls whether or not an FCS is appended to the end of each packet. When equal to 0, the calculated FCS bytes are appended to packets. When set to 1, packets are transmitted without FCS. In X.86 Mode, FCS is always 32 bits and is always appended to the packet.

**Bit 4: Transmit FCS-16 Enable (TF16)** – When 0, the FCS processing uses a 32-bit FCS. When 1, the FCS processing uses a 16-bit FCS. In X.86 Mode, 32-bit FCS processing is enabled.

**Bit 3: Transmit Bit Synchronous Inter-frame Fill Value (TIFV)** – When 0, inter-frame fill is done with the flag sequence (7Eh). When 1, inter-frame fill is done with all '1's. This bit is ignored in byte synchronous mode. In X.86 mode the interframe flag is always 7E.

**Bit 2: Transmit Scrambling Disable (TSD)** – When equal to 0,  $X^{43}$ +1 scrambling is performed. When set to 1, scrambling is disabled. Note that in hardware mode, transmit scrambling is controlled by the SCD hardware pin.

**Bit 1: Transmit Bit Reordering Enable (TBRE)** – When equal to 0, bit reordering is disabled (The first bit transmitted is from the MSB of the transmit FIFO byte TFD [7]). When set to 1, bit reordering is enabled (The first bit transmitted is from the LSB of the transmit FIFO byte TFD [0]). Note that this function can be controlled in Hardware mode with the BREO hardware pin.

**Bit 0: Transmit Initiate Automatic Error Insertion (TIAEI) –** This write-only bit initiates error insertion. See the LI.TEPHC register definition for details of usage.

Register N Register D Register A	Description:	Tr	.TIFGC ansmit Inter 25h	-Frame Gapp	oing Control	Register			
Bit #	7	6	5	4	3	2	1	0	
Name	TIFG7	TIFG6	TIFG5	TIFG4	TIFG3	TIFG2	TIFG1	TIFG0	
Default	0	0	0	0	0	0	0	1	

**Bits 0 - 7: Transmit Inter-Frame Gapping (TIFG[7:0])** – These eight bits indicate the number of additional flags and bytes of inter-frame fill to be inserted between packets. The number of flags and bytes of inter-frame fill between packets is at least the value of TIFG[7:0] plus 1. Note: If inter-frame fill is set to all 1's, a TFIG value of 2 or 3 will result in a flag, two bytes of 1's, and an additional flag between packets.

Register Name:	LI.TEPLC
Register Description:	Transmit Errored Packet Low Control Register
Register Address:	0C6h

Bit #	7	6	5	4	3	2	1	0
Name	TPEN7	TPEN6	TPEN5	TPEN4	TPEN3	TPEN2	TPEN1	TPEN0
Default	0	0	0	0	0	0	0	0

**Bits 0 – 7: Transmit Errored Packet Insertion Number (TPEN[7:0])** – These eight bits indicate the total number of errored packets to be transmitted when triggered by TIAEI. Error insertion will end after this number of errored packets have been transmitted. A value of FFh results in continuous errored packet insertion at the specified rate.

0 TPER0

0

Register N	lame:	LI.	LI.TEPHC							
Register D Register A	escription: ddress:		Transmit Errored Packet High Control Register 0C7h							
Bit #	7	6	2	1						
Name	MEIMS	TPER6	TPER5	TPER4	TPER3	TPER2	TPER1			

**Bit 7: Manual Error Insert Mode Select (MEIMS)** – When 0, the transmit manual error insertion signal (TMEI) will not cause errors to be inserted. When 1, TMEI will cause an error to be inserted when it transitions from a 0 to a 1. Note: Enabling TMEI does not disable error insertion using TCER[6:0] and TCEN[7:0].

0

0

0

**Bits 0 – 6: Transmit Errored Packet Insertion Rate (TPER[6:0])** – These seven bits indicate the rate at which errored packets are to be output. One out of every  $x * 10^{y}$  packets is to be an errored packet. TPER[3:0] is the value x, and TPER[6:4] is the value y which has a maximum value of 6. If TPER[3:0] has a value of 0h errored packet insertion is disabled. If TPER[6:4] has a value of 6xh or 7xh the errored packet rate is  $x * 10^{6}$ . A TPER[6:0] value of 01h results in every packet being errored. A TPER[6:0] value of 0Fh results in every 15<sup>th</sup> packet being errored. A TPER[6:0] value of 11h results in every 10<sup>th</sup> packet being errored.

### To initiate automatic error insertion, use the following routine:

0

1) Configure LI.TEPLC and LI.TEPHC for the desired error insertion mode.

0

2) Write the LI.TPPCL.TIAEI bit to 1. Note that this bit is write-only.

3) If not using continuous error insertion (LI.TPELC is not equal to FFh), the user should monitor the LI.TPPSR.TEPF bit for completion of the error insertion. If interrupt on completion of error insertion is enabled (LI.TPPSRIE.TEPFIE = 1), the user only needs to wait for the interrupt condition.

4) Proceed with the cleanup routine listed below.

#### Cleanup routine:

Default

0

- 1) Write LI.TEPLC and LI.TEPHC each to 00h.
- 2) Write the LI.TPPCL.TIAEI bit to 0.

Register Name:LI.TPPSRRegister Description:Transmit Packet Processor Status RegisterRegister Address:0C8h								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	TEPF
Default	0	0	0	0	0	0	0	0

**Bit 0: Transmit Errored Packet Insertion Finished (TEPF)** – This bit is set when the number of errored packets indicated by the TPEN[7:0] bits in the TEPC register have been transmitted. This bit is cleared when errored packet insertion is disabled, or a new errored packet insertion process is initiated.

Register Name:LI.TPPSRLRegister Description:Transmit Packet Processor Status Register LatchedRegister Address:0C9h								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	<u>TEPFL</u>
Default	-	-	-	-	-	-	-	-

**Bit 0: Transmit Errored Packet Insertion Finished Latched (TEPFL)** – This bit is set when the TEPF bit in the TPPSR register transitions from zero to one.

Register Name: Register Description: Register Address:			LI.TPPSRIE Transmit Packet Processor Status Register Interrupt Enable 0CAh						
Bit #	7	6	5	4	3	2	1	0	
Name	-	-	-	-	-	-	-	TEPFIE	
Default	0	0	0	0	0	0	0	0	

Bit 0: Transmit Errored Packet Insertion Finished Interrupt Enable (TEPFIE) – This bit enables an interrupt if the TEPFL bit in the LI.TPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Register Na Register Do Register Ad	escription:	Tr	.TPCR0 ansmit Pack CCh	et Count By	te O		
Bit #	7	6	5	4	3	2	1

Bit #	7	6	5	4	3	2	1	0
Name	<u>TPC7</u>	<u>TPC6</u>	<u>TPC5</u>	TPC4	TPC3	<u>TPC2</u>	<u>TPC1</u>	TPC0
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Transmit Packet Count (TPC[7:0]) – Eight bits of 24 bit value. Register description below.

Register N Register I Register A	Description:	Tr	LI.TPCR1 Transmit Packet Count Byte 1 0CDh							
Bit #	7	6	5	4	3	2	1	0		
Name	TPC15	TPC14	TPC13	TPC12	TPC11	TPC10	TPC9	TPC8		
Default	0	0	0	0	0	0	0	0		

Bits 0 – 7: Transmit Packet Count (TPC[15:8]) – Eight bits of 24 bit value. Register description below.

Register Name: Register Description: Register Address:			LI.TPCR2 Transmit Packet Count Byte 2 0CEh						
Bit #	7	6	5	4	3	2	1	0	
Name	<u>TPC23</u>	<u>TPC22</u>	<u>TPC21</u>	<u>TPC20</u>	<u>TPC19</u>	<u>TPC18</u>	<u>TPC17</u>	<u>TPC16</u>	
Default	0	0	0	0	0	0	0	0	

Bits 0 – 7: Transmit Packet Count (TPC[23:16]) – These twenty-four bits indicate the number of packets extracted from the Transmit FIFO and output in the outgoing data stream.

Register Name:	LI.TBCR0
Register Description:	Transmit Byte Count Byte 0
Register Address:	0D0h

Bit #	7	6	5	4	3	2	1	0
Name	TBC7	TBC6	TBC5	TBC4	TBC3	TBC2	TBC1	TBC0
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Transmit Byte Count (TBC[0:7]) – Eight bits of 32 bit value. Register description below.

Register Name:	LI.TBCR1
Register Description:	Transmit Byte Count Byte 1
Register Address:	0D1h

Bit #	7	6	5	4	3	2	1	0
Name	TBC15	TBC14	TBC13	TBC12	TBC11	<u>TBC10</u>	TBC9	TBC8
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Transmit Byte Count (TBC[15:8]) - Eight bits of 32 bit value. Register description below.

Register Name:	LI.TBCR2
Register Description:	Transmit Byte Count Byte 2
Register Address:	0D2h

Bit #	7	6	5	4	3	2	1	0
Name	TBC23	TBC22	TBC21	TBC20	TBC19	<u>TBC18</u>	TBC17	TBC16
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Transmit Byte Count (TBC[23:16]) - Eight bits of 32 bit value. Register description below.

Register Name:	LI.TBCR3
Register Description:	Transmit Byte Count Byte 3
Register Address:	0D3h

Bit #	7	6	5	4	3	2	1	0
Name	TBC31	<u>TBC30</u>	<u>TBC29</u>	<u>TBC28</u>	<u>TBC27</u>	<u>TBC26</u>	<u>TBC25</u>	TBC24
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Transmit Byte Count (TBC[31:24]) – These thirty-two bits indicate the number of packet bytes inserted in the outgoing data stream.

Register N Register D Register A	Description:	Tr	.TMEI ansmit Manı )4h	ual Error Inse	ertion			
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	TMEI
Default	0	0	0	0	0	0	0	0

Bit 0: Transmit Manual Error Insertion (TMEI) A zero to one transition will insert a single error in the Transmit direction.

Register Na Register De Register Ad	scription:	LI.THPM Serial Int 0D6h		smit HDLC P	MU Update	Register
Bit #	7	6	5	4	3	2

Bit #	7	6	5	4	3	2	1	0	
Name	-	-	-	-	-	-	-	TPMUU	
Default	0	0	0	0	0	0	0	0	

**Bit 0: Transmit PMU Update (TPMUU)** This signal causes the transmit cell/packet processor block performance monitoring registers (counters) to be updated. A 0 to 1 transition causes the performance monitoring registers to be updated with the latest data, and the counters reset (0 or 1). This update updates performance monitoring counters for the Serial Interface.

Register Na Register De Register Ad	escription: Serial Interface Transmit HDLC PMU Update Status Regist						ster	
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	TPMUS
Default	0	0	0	0	0	0	0	0

Bit 0: Transmit PMU Update Status (TPMUS) This bit is set when the Transmit PMU Update is completed. This bit is cleared when TPMUU is reset.

# 9.5.4 X.86 Registers

0

Default

X.86 Transmit and common Registers are used to control the operation of the X.86 encoder and decoder.

Register N Register D Register A	Description:	X	.TX86EDE .86 Encoding D8h	g Decoding E	Enable			
Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	X86ED

0

0

0

**Bit 0: X.86 Encoding Decoding (X86ED)** If this bit is set to 1, X.86 encoding and decoding is enabled for the Transmit and Receive paths. The MAC Frame is encapsulated in the X.86 Frame for Transmit and the X.86 headers are checked for in the received data. If X.86 functionality is selected, the X.86 receiver byte boundary is provided by the RBSYNC signal and the DS33Z11 provides the transmit byte synchronization TBSYNC. No HDLC encapsulation is performed.

Register Name:	LI.TRX86A
Register Description:	Transmit Receive X.86 Address
Register Address:	0D9h

0

0

Bit #	7	6	5	4	3	2	1	0
Name	X86TRA7	X86TRA6	X86TRA5	X86TRA4	X86TRA3	X86TRA2	X86TRA1	X86TRA0
Default	0	0	0	0	0	1	0	0

Bits 0 - 7: X86 Transmit Receive Address (X86TRA0-7) This is the address field for the X.86 transmitter and for the receiver. The register default value is 0x04.

Register N	Name:	L	LI.TRX8C						
Register Description: Register Address:			Transmit Receive X.86 Control 0DAh						
Bit #	7	6	5	4	3	2			

Bit #	7	6	5	4	3	2	1	0
Name	X86TRC7	X86TRC6	X86TRC5	X86TRC4	X86TRC3	X86TRC2	X86TRC1	X86TRC0
Default	0	0	0	0	0	0	1	1

Bits 0 - 7: X86 Transmit Receive Control (X86TRC0-7) This is the control field for the X.86 transmitter and expected value for the receiver. The register is reset to 0x03

Register N Register D Register A	Description:	Tr	LI.TRX86SAPIH Transmit Receive X.86 SAPIH 0DBh						
Bit #	7	6	5	4	3	2	1	0	
Name	TRSAPIH7	TRSAPIH6	TRSAPIH5	TRSAPIH4	TRSAPIH3	TRSAPIH2	TRSAPIH1	TRSAPIH0	
Default	1	1	1	1	1	1	1	0	

Bits 0 - 7: X86 Transmit Receive Address (TRSAPIH0-7) This is the address field for the X.86 transmitter and expected for the receiver. The register is reset to 0xfe.

Register Name:LI.TRX86SAPILRegister Description:Transmit ReceivRegister Address:0DCh					PIL			
Bit #	7	6	5	4	3	2	1	0
Name	TRSAPIL7	TRSAPIL6	TRSAPIL5	TRSAPIL4	TRSAPIL3	TRSAPIL2	TRSAPIL1	TRSAPIL0
Default	0	0	0	0	0	0	0	1

Bits 0 – 7: X86 Transmit Receive Control (TRSAPIL0-7) This is the address field for the X.86 transmitter and expected value for the receiver. The register is reset to 0x01

Register N Register D Register A	Description:	Co	LI.CIR Committed Information Rate 0DDh						
Bit #	7	6	5	4	3	2	1	0	
Name	CIRE	CIR6	CIR5	CIR4	CIR3	CIR2	CIR1	CIR0	
Default	0	0	0	0	0	0	0	1	

Bit 7: Committed Information Rate Enable (CIRE) Set this bit to 1 to enable the Committed Information Rate Controller feature.

**Bits 0 – 6: Committed Information Rate (CIR0-6)** These bits provide the value for the committed information rate. The value is multiplied by 500 kbps to get the CIR value. The user must ensure that the CIR value is less than or equal to the maximum Serial Interface transmit rate. The valid range is from 1 to 104. Any values outside this range will result in unpredictable behavior. Note that a value of 104 translates to a 52 Mbps line rate. Hence if the CIR is above the line rate, the rate is not restricted by the CIR. For instance, if using a T1 line and the CIR is programmed with a value of 104, it has no effect in restricting the rate.

### 9.5.5 Receive Serial Interface

Serial Receive Registers are used to control the HDLC Receiver associated with each Serial Interface. Note that throughout this document HDLC Processor is also referred to as "Packet Processor". The receive packet processor block has seventeen registers.

#### 9.5.5.1 Register Bit Descriptions

Register Name: Register Description: Register Address:			LI.RSLCR Receive Serial Interface Configuration Register 100h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	RDENPLT		
Default	0	0	0	0	0	0	0	0		

Bit 0: Receive Data Enable Polarity (RDENPLT) Receive Data Enable Polarity. If set to 1, RDEN Low enables reception of the bit.

Register Name:LI.RPPCLRegister Description:Receive Packet Processor Control Low RegisterRegister Address:101h								
Bit #	7	6	5	4	3	2	1	0
Name	-	-	RFPD	RF16	RFED	RDD	RBRE	RCCE
Default	0	0	0	0	0	0	0	0

**Bit 5: Receive FCS Processing Disable (RFPD)** – When equal to 0, FCS processing is performed and FCS is appended to packets. When set to 1, FCS processing is disabled (the packets do not have an FCS appended). In X.86 mode, FCS processing is always enabled.

**Bit 4: Receive FCS-16 Enable (RF16)** – When 0, the error checking circuit uses a 32-bit FCS. When 1, the error checking circuit uses a 16-bit FCS. This bit is ignored when FCS processing is disabled. In X.86 mode, the FCS is always 32 bits.

**Bit 3: Receive FCS Extraction Disable (RFED)** – When 0, the FCS bytes are discarded. When 1, the FCS bytes are passed on. This bit is ignored when FCS processing is disabled. In X.86 mode, FCS bytes are discarded.

**Bit 2: Receive Descrambling Disable (RDD)** – When equal to 0,  $X^{43}$ +1 descrambling is performed. When set to 1, descrambling is disabled.

**Bit 1: Receive Bit Reordering Enable (RBRE)** – When equal to 0, reordering is disabled and the first bit received is expected to be the MSB DT [7] of the byte. When set to 1, bit reordering is enabled and the first bit received is expected to be the LSB DT [0] of the byte. Note that function is controlled by the BREO in Hardware Mode.

**Bit 0: Receive Clear Channel Enable (RCCE)** – When equal to 0, packet processing is enabled. When set to 1, the device is in clear channel mode and all packet-processing functions except descrambling and bit reordering are disabled.

RSPC 0

Bit #	7	6	5	4	3	2	1	0
Name	RMX7	RMX6	RMX5	RMX4	RMX3	RMX2	RMX1	RMX0
Default	1	1	1	0	0	0	0	0

Bits 0 - 7: Receive Maximum Packet Size (RMX[7:0]) Eight bits of a sixteen bit value. Register description below.

Register N	Name:	L	LI.RMPSCH								
Register D	Description:	R	eceive Maxiı	num Packet	Size Control	High Registe	Register				
Register A	Address:	1	103h								
Bit #	7	6	5	1	3	2	1				

Bit #	7	6	5	4	3	2	1	0
Name	RMX15	RMX14	RMX13	RMX12	RMX11	RMX10	RMX9	RMX8
Default	0	0	0	0	0	1	1	1

**Bits 0-7: Receive Maximum Packet Size (RMX[8:15])** These sixteen bits indicate the maximum allowable packet size in bytes. The size includes the FCS bytes, but excludes bit/byte stuffing. Note: If the maximum packet size is less than the minimum packet size, all packets are discarded. When packet processing is disabled, these sixteen bits indicate the "packet" size the incoming data is to be broken into.

The maximum packet size allowable is 2016 bytes plus the FCS bytes. Any values programmed that are greater than 2016 + FCS will have the same effect as 2016+ FCS value.

In X.86 mode, the X.86 encapsulation bytes are included in maximum size control.

Register Name: Register Description: Register Address:			LI.RPPSR Receive Packet Processor Status Register 104h						
Bit #	7	6	5	4	3	2	1		
Name	-	-	-	-	-	REPC	RAPC		
Default	0	0	0	0	0	0	0		

Bit 2: Receive FCS Errored Packet Count (REPC) This read only bit indicates that the receive FCS errored packet count is non-zero.

Bit 1: Receive Aborted Packet Count (RAPC) This read only bit indicates that the receive aborted packet count is non-zero.

Bit 0: Receive Size Violation Packet Count (RSPC) This read only bit indicates that the receive size violation packet count is non-zero.

Register Name:	LI.RPPSRL
Register Description:	Receive Packet Processor Status Register Latched
Register Address:	105h
-	

Bit #	7	6	5	4	3	2	1	0
Name	<u>REPL</u>	<u>RAPL</u>	<u>RIPDL</u>	RSPDL	<u>RLPDL</u>	<u>REPCL</u>	<u>RAPCL</u>	<b>RSPCL</b>
Default	-	-	-	-	-	-	-	-

Bit 7: Receive FCS Errored Packet Latched (REPL) This bit is set when a packet with an errored FCS is detected.

Bit 6: Receive Aborted Packet Latched (RAPL) This bit is set when a packet with an abort indication is detected.

Bit 5: Receive Invalid Packet Detected Latched (RIPDL) This bit is set when a packet with a non-integer number of bytes is detected.

Bit 4: Receive Small Packet Detected Latched (RSPDL) This bit is set when a packet smaller than the minimum packet size is detected.

Bit 3: Receive Large Packet Detected Latched (RLPDL) This bit is set when a packet larger than the maximum packet size is detected.

Bit 2: Receive FCS Errored Packet Count Latched (REPCL) This bit is set when the REPC bit in the RPPSR register transitions from zero to one.

Bit 1: Receive Aborted Packet Count Latched (RAPCL) This bit is set when the RAPC bit in the RPPSR register transitions from zero to one.

Bit 0: Receive Size Violation Packet Count Latched (RSPCL) This bit is set when the RSPC bit in the RPPSR register transitions from zero to one.

Register Name: Register Description: Register Address:

#### LI.RPPSRIE Receive Packet Processor Status Register Interrupt Enable 106h

Bit #	7	6	5	4	3	2	1	0
Name	REPIE	RAPIE	RIPDIE	RSPDIE	RLPDIE	REPCIE	RAPCIE	RSPCIE
Default	0	0	0	0	0	0	0	0

Bit 7: Receive FCS Errored Packet Interrupt Enable (REPIE) This bit enables an interrupt if the REPL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Bit 6: Receive Aborted Packet Interrupt Enable (RAPIE) This bit enables an interrupt if the RAPL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Bit 5: Receive Invalid Packet Detected Interrupt Enable (RIPDIE) This bit enables an interrupt if the RIPDL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Bit 4: Receive Small Packet Detected Interrupt Enable (RSPDIE) This bit enables an interrupt if the RSPDL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Bit 3: Receive Large Packet Detected Interrupt Enable (RLPDIE) This bit enables an interrupt if the RLPDL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

**Bit 2: Receive FCS Errored Packet Count Interrupt Enable (REPCIE)** This bit enables an interrupt if the REPCL bit in the LI.RPPSRL register is set. Must be set low when the packets do not have an FCS appended.

0 = interrupt disabled

1 = interrupt enabled

Bit 1: Receive Aborted Packet Count Interrupt Enable (RAPCIE) This bit enables an interrupt if the RAPCL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Bit 0: Receive Size Violation Packet Count Interrupt Enable (RSPCIE) This bit enables an interrupt if the RSPCL bit in the LI.RPPSRL register is set.

0 = interrupt disabled

1 = interrupt enabled

Register N Register D Register A	Description:	Re	LI.RPCB0 Receive Packet Count Byte 0 Register 108h					
Bit #	7	6	5	4	3	2	1	0
Name	RPC7	RPC6	RPC5	RPC4	RPC3	RPC2	RPC1	RPC0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Packet Count (RPC [7:0]) Eight bits of a 24-bit value. Register description below.

Register Name: Register Description: Register Address:			.RPCB1 eceive Packet Count Byte 1 Register l9h						
Bit #	7	6	5	4	3	2	1	0	
Name	RPC15	RPC14	RPC13	RPC12	RPC11	RPC10	RPC09	RPC08	
Default	0	0	0	0	0	0	0	0	

Bits 0 - 7: Receive Packet Count (RPC [15:8]) Eight bits of a 24-bit value. Register description below.

Register N Register D Register A	escription:	R	LI.RPCB2 Receive Packet Count Byte 10Ah				
D:+ #	7	6	F	Λ	2		

Bit #	7	6	5	4	3	2	1	0
Name	RPC23	<u>RPC22</u>	<u>RPC21</u>	<u>RPC20</u>	<u>RPC19</u>	<u>RPC18</u>	<u>RPC17</u>	<u>RPC16</u>
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Packet Count (RPC [23:16]) These twenty-four bits indicate the number of packets stored in the receive FIFO without an abort indication. Note: Packets discarded due to system loopback or an overflow condition are included in this count. This register is valid when clear channel is enabled.

Register Name:	LI.RFPCB0
Register Description:	Receive FCS Errored Packet Count Byte 0 Register
Register Address:	10Ch
Register Address:	10Ch

Bit #	7	6	5	4	3	2	1	0
Name	RFPC7	RFPC6	RFPC5	RFPC4	RFPC3	RFPC2	RFPC1	RFPC0
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Receive FCS Errored Packet Count (RFPC[7:0]) Eight bits of a 24-bit value. Register description below.

Register Name:	LI.RFPCB1
Register Description:	Receive FCS Errored Packet Count Byte 1 Register
Register Address:	10Dh
-	

Bit #	7	6	5	4	3	2	1	0
Name	RFPC15	RFPC14	RFPC13	RFPC12	<u>RFPC11</u>	<u>RFPC10</u>	RFPC9	RFPC8
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Receive FCS Errored Packet Count (RFPC[15:8]) Eight bits of a 24-bit value. Register description below.

Register N Register I Register A	Description:	Re	.I.RFPCB2 Receive FCS Errored Packet Count Byte 2 Register 0Eh							
Bit #	7	6	5	4	3	2	1	0		
Name	RFPC23	RFPC22	RFPC21	RFPC20	RFPC19	RFPC18	RFPC17	RFPC16		
Default	0	0	0	0	0	0	0	0		

**Receive FCS Errored Packet Count (RFPC[23:16])** These twenty-four bits indicate the number of packets received with an FCS error. The byte count for these packets is included in the receive aborted byte count register REBCR.

Register Name:	LI.RAPCB0
Register Description:	Receive Aborted Packet Count Byte 0 Register
Register Address:	110h

Bit #	7	6	5	4	3	2	1	0
Name	RAPC7	RAPC6	RAPC5	RAPC4	RAPC3	RAPC2	RAPC1	RAPC0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Aborted Packet Count (RAPC [7:0]) Eight bits of a 24-bit value. Register description below.

Register N Register D Register A	Description:	Re	LI.RAPCB1 Receive Aborted Packet Count Byte 1 Register 111h							
Bit #	7	6	5	4	3	2	1	0		
Name	RAPC15	RAPC14	RAPC13	RAPC12	RAPC11	RAPC10	RAPC9	RAPC8		
Default	0	0	0	0	0	0	0	0		
			•							

Bits 0 - 7: Receive Aborted Packet Count (RAPC[15:8]) Eight bits of a 24-bit value. Register description below.

Register Name: Register Description: Register Address: LI.RAPCB2 Receive Aborted Packet Count Byte 2 Register 112h

Bit #	7	6	5	4	3	2	1	0
Name	RAPC23	RAPC22	RAPC21	RAPC20	RAPC19	<u>RAPC18</u>	<u>RAPC17</u>	RAPC16
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Receive Aborted Packet Count (RAPC [23:16]) The twenty-four bit value from these three registers indicates the number of packets received with a packet abort indication. The byte count for these packets is included in the receive aborted byte count register REBCR.

Register Name:	LI.RSPCB0
Register Description:	Receive Size Violation Packet Count Byte 0 Register
Register Address:	114h

Bit #	7	6	5	4	3	2	1	0
Name	RSPC7	RSPC6	RSPC5	RSPC4	RSPC3	RSPC2	RSPC1	RSPC0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Size Violation Packet Count (RSPC [7:0]) Eight bits of a 24-bit value. Register description below.

Register Name:	LI.RSPCB1
Register Description:	Receive Size Violation Packet Count Byte 1 Register
Register Address:	115h

0

Default

0

0

Bit #	7	6	5	4	3	2	1	0
Name	RSPC15	RSPC14	<u>RSPC13</u>	<u>RSPC12</u>	<u>RSPC11</u>	<u>RSPC10</u>	RSPC9	RSPC8
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Size Violation Packet Count (RSPC [15:8]) Eight bits of a 24-bit value. Register description below.

Register N Register [ Register /	Description:	Re	LI.RSPCB2 Receive Size Violation Packet Count Byte 2 Registers 116h					
Bit #	7	6	5	4	3	2	1	0
Name	RSPC23	RSPC22	RSPC21	RSPC20	RSPC19	RSPC18	RSPC17	RSPC16

0

0

0

0

0

**Bits 0 – 7: Receive Size Violation Packet Count (RSPC [23:16])** These twenty-four bits indicate the number of packets received with a packet size violation (below minimum, above maximum, or non-integer number of bytes). The byte count for these packets is included in the receive aborted byte count register REBCR.

Register Name:	LI.RBC0
Register Description:	Receive Byte Count 0 Register
Register Address:	118h

Bit #	7	6	5	4	3	2	1	0
Name	RBC7	RBC6	RBC5	RBC4	RBC3	RBC2	RBC1	RBC0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Byte Count (RBC [7:0]) Eight bits of a 32-bit value. Register description below.

Register Name:	LI.RBC1
Register Description:	Receive Byte Count 1 Register
Register Address:	119h

Bit #	7	6	5	4	3	2	1	0
Name	RBC15	RBC14	RBC13	RBC12	RBC11	RBC10	RBC9	RBC8
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Byte Count (RBC [15:8]) Eight bits of a 32-bit value. Register description below.

Register N Register I Register A	Description:	Re	RBC2 eceive Byte ( Ah	Count 2 Regi	ster			
Bit #	7	6	5	4	3	2	1	0
Name	RBC23	RBC22	RBC21	RBC20	RBC19	RBC18	RBC17	RBC16
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Byte Count (RBC [23:16]) Eight bits of a 32-bit value. Register description below.

Register Name:LI.RBC3Register Description:Receive Byte Count 3 Register Address:11Bh					ster			
Bit #	7	6	5	4	3	2	1	0
Name	RBC31	RBC30	RBC29	RBC28	RBC27	RBC26	RBC25	RBC24
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Receive Byte Count (RBC [31:24]) These thirty-two bits indicate the number of bytes contained in packets stored in the receive FIFO without an abort indication. Note: Bytes discarded due to FCS extraction, system loopback, FIFO reset, or an overflow condition may be included in this count.

Register Name:	LI.RAC0
Register Description:	Receive Aborted Byte Count 0 Register
Register Address:	11Ch

Bit #	7	6	5	4	3	2	1	0
Name	REBC7	REBC6	REBC5	REBC4	REBC3	REBC2	REBC1	REBC0
Default	0	0	0	0	0	0	0	0

Bits 0 - 7: Receive Aborted Byte Count (RBC [7:0]) Eight bits of a 32-bit value. Register description below.

Register Name: Register Description: Register Address:			LI.RAC1 Receive Aborted Byte Count 1 Register 11Dh							
Bit #	7	6	5	4	3	2	1	0		
Name	REBC15	REBC14	REBC13	REBC12	REBC11	REBC10	REBC9	REBC8		
Default	0	0	0	0	0	0	0	0		

Bits 0 - 7: Receive Aborted Byte Count (RBC [15:8]) Eight bits of a 32-bit value. Register description below.

Register N Register I Register A	Description:	Re	LI.RAC2 Receive Aborted Byte Count 2 Register 11Eh							
Bit #	7	6	5	4	3	2	1	0		
Name	REBC23	REBC22	REBC21	REBC20	REBC19	REBC18	REBC17	REBC16		
Default	0	0	0	0	0	0	0	0		

Bits 0 - 7: Receive Aborted Byte Count (RBC [16:23]) Eight bits of a 32-bit value. Register description below.

Register Name:	LI.RAC3
Register Description:	Receive Aborted Byte Count 3 Register
Register Address:	11Fh

Bit #	7	6	5	4	3	2	1	0
Name	REBC31	REBC30	REBC29	REBC28	REBC27	REBC26	REBC25	REBC24
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: Receive Aborted Byte Count (REBC[31:24]) These thirty-two bits indicate the number of bytes contained in packets stored in the receive FIFO with an abort indication. Note: Bytes discarded due to FCS extraction, system loopback, FIFO reset, or an overflow condition may be included in this count.

Register Na Register De Register Ac	escription:	LI.RHPMUU Serial Interface Receive HDLC PMU Update Register 120h								
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	RPMUU		
Default	0	0	0	0	0	0	0	0		

**Bit 0: Receive PMU Update (RPMUU)** This signal causes the receive cell/packet processor block performance monitoring registers (counters) to be updated. A 0 to 1 transition causes the performance monitoring registers to be updated with the latest data, and the counters reset (0 or 1). This update updates performance-monitoring counters for the Serial Interface.

Register Name:	LI.RHPMUS
Register Description:	Serial Interface Receive HDLC PMU Update Status Register
Register Address:	121h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	-	-	RPMUUS
Default	0	0	0	0	0	0	0	0

Bit 0: Receive PMU Update Status (RPMUUS) This bit is set when the Transmit PMU Update is completed. This bit is cleared when RPMUU is set to 0.

Register N Register D Register A	escription:	Re	LI.RX86S Receive X.86 Latched Status Register 122h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	SAPIHNE	SAPILNE	CNE	ANE		
Default	-	-	-	-	-	-	-	-		

**Bit 3: SAPI High is not equal to LI.TRX86SAPIH Latched Status (SAPIHNE)** This latched status bit is set if SAPIH is not equal to LI.TRX86SAPIH. This latched status bit is cleared upon read.

**Bit 2: SAPI Low is not equal to LI.TRX86SAPIL Latched Status (SAPILNE)** This latched status bit is set if SAPIL is not equal to LI.TRX86SAPIL. This latched status bit is cleared upon read.

Bit 1: Control is not equal to LI.TRX8C (CNE) This latched status bit is set if the control field is not equal to LI.TRX8C. This latched status bit is cleared upon read.

Bit 0: Address is not equal to LI.TRX86A (ANE) This latched status bit is set if the X.86 Address field is not equal to LI.TRX86A. This latched status bit is cleared upon read.

Register Name:	LI.RX86LSIE
Register Description:	Receive X.86 Interrupt Enable
Register Address:	123h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	SAPINE01IM	SAPINEFEIM	CNE3LIM	ANE4IM
Default	0	0	0	0	0	0	0	0

**Bit 3: SAPI Octet not equal to LI.TRX86SAPIH Interrupt Enable (SAPINE01IM)** If this bit is set to 1, LI.RX86S.SAPIHNE will generate an interrupt.

**Bit 2: SAPI Octet not equal to LI.TRX86SAPIL Interrupt Enable (SAPINEFEIM)** If this bit is set to 1, LI.RX86S.SAPILNE will generate an interrupt.

Bit 1: Control not equal to LI.TRX8C Interrupt Enable (CNE3LIM) If this bit is set to 1, LI.RX86S.CNE will generate an interrupt.

Bit 0: Address not equal to LI.TRX86A Interrupt Enable (ANE4IM) If this bit is set to 1, LI.RX86S.ANE will generate an interrupt.

Register Name:	LI.TQLT
Register Description: Register Address:	Serial Interface Transmit Queue Low Threshold (Watermark) 124h

Bit #	7	6	5	4	3	2	1	0
Name	TQLT7	TQLT6	TQLT5	TQLT4	TQLT3	TQLT2	TQLT1	TQLT0
Default	0	0	0	0	0	0	0	0

**Bits 0 - 7: Transmit Queue Low Threshold (TQLT[0:7])** The transmit queue low threshold for the connection, in increments of 32 packets of 2048 bytes each. The value of this register is multiplied by 32 \* 2048 bytes to determine the byte location of the threshold. Note that the transmit queue is for data that was received from the Serial Interface to be sent to the Ethernet Interface.

Register Name:LI.TQHTRegister Description:Serial Interface Transmit Queue High Threshold (Watermark)Register Address:125h								
Bit #	7	6	5	4	3	2	1	0
Name	TQHT7	TQHT6	TQHT5	TQHT4	TQHT3	TQHT2	TQHT1	TQHT0
Default	0	0	0	0	0	0	0	0

**Bits 0 – 7: Transmit Queue High Threshold (TQHT[0:7])** The transmit queue high threshold for the connection, in increments of 32 packets of 2048 bytes each. The value of this register is multiplied by 32 \* 2048 bytes to determine the byte location of the threshold. Note that the transmit queue is for data that was received from the Serial Interface to be sent to the Ethernet Interface.

Register N Register I Register A	Description:		LI.TQTIE Serial Interfac 126h	e Transmit (	Queue Cross	Threshold I	nterrupt Ena	able
D:# #	7	~	-		0	0	4	0

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	TFOVFIE	TQOVFIE	TQHTIE	TQLTIE
Default	0	0	0	0	0	0	0	0

Bit 3: Transmit FIFO Overflow for Connection Interrupt Enable (TFOVFIE) If this bit is set, the watermark interrupt is enabled for TFOVFLS.

Bit 2: Transmit Queue Overflow for Connection Interrupt Enable (TQOVFIE) If this bit is set, the watermark interrupt is enabled for TQOVFLS.

**Bit 1: Transmit Queue for Connection High Threshold Interrupt Enable (TQHTIE)** If this bit is set, the watermark interrupt is enabled for TQHTS.

Bit 0: Transmit Queue for Connection Low Threshold Interrupt Enable (TQLTIE) If this bit is set, the watermark interrupt is enabled for TQLTS.

Register Name:	LI.TQCTLS
Register Description:	Serial Interface Transmit Queue Cross Threshold Latched Status
Register Address:	127h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	TFOVFLS	TQOVFLS	TQHTLS	TQLTLS
Default	-	-	-	-	-	-	-	-

**Bit 3: Transmit Queue FIFO Overflowed Latched Status (TFOVFLS)** This bit is set if the transmit queue FIFO has overflowed. This register is cleared after a read. This FIFO is for data to be transmitted from the HDLC to be sent to the SDRAM.

Bit 2: Transmit Queue Overflow Latched Status (TQOVFLS) This bit is set if the transmit queue has overflowed. This register is cleared after a read.

Bit 1: Transmit Queue for Connection Exceeded High Threshold Latched Status (TQHTLS) This bit is set if the transmit queue crosses the High Watermark. This register is cleared after a read.

Bit 0: Transmit Queue for Connection Exceeded Low Threshold Latched Status (TQLTLS) This bit is set if the transmit queue crosses the Low Watermark. This register is cleared after a read.

#### 9.6 Ethernet Interface Registers

The Ethernet Interface registers are used to configure RMII/MII bus operation and establish the MAC parameters as required by the user. The MAC Registers cannot be addressed directly from the Processor port. The registers below are used to perform indirect read or write operations to the MAC registers. The MAC Status Registers are shown in <u>Table 9-7</u>. Accessing the MAC Registers is described in the Section <u>8.14</u>.

#### 9.6.1 Ethernet Interface Register Bit Descriptions

Register Name:	SU.MACRADL
Register Description:	MAC Read Address Low Register
Register Address:	140h

Bit #	7	6	5	4	3	2	1	0
Name	MACRA7	MACRA6	MACRA5	MACRA4	MACRA3	MACRA2	MACRA1	MACRA0
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Read Address (MACRA0-7) Low byte of the MAC address. Used only for read operations.

Register Description:			SU.MACRADH MAC Read Address High Register 141h					
Bit #	7	6	5	4	3	2	1	0
Name	MACRA15	MACRA14	MACRA13	MACRA12	MACRA11	MACRA10	MACRA9	MACRA8
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Read Address (MACRA8-15) High byte of the MAC address. Used only for read operations.

Register Name:	SU.MACRD0
Register Description:	MAC Read Data Byte 0
Register Address:	142h

Bit #	7	6	5	4	3	2	1	0
Name	MACRD7	MACRD6	MACRD5	MACRD4	MACRD3	MACRD2	MACRD1	MACRD0
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Read Data 0 (MACRD0-7) One of four bytes of data read from the MAC. Valid after a read command has been issued and the SU.MACRWC.MCS bit is zero.

Register N Register D Register A	Description:	M	J.MACRD1 AC Read Dat 3h	a Byte 1				
Bit #	7	6	5	4	3	2	1	0
Name	MACRD15	MACRD14	MACRD13	MACRD12	MACRD11	MACRD10	MACRD9	MACRD8
	0	0	0	0	0	0	0	0

Bits 0 - 7: MAC Read Data 1 (MACRD8-15) One of four bytes of data read from the MAC. Valid after a read command has been issued and the SU.MACRWC.MCS bit is zero.

Register Name:	SU.MACRD2
Register Description:	MAC Read Data Byte 2
Register Address:	144h

Bit #	7	6	5	4	3	2	1	0
Name	MACRD23	MACRD22	MACRD21	MACRD20	MACRD19	MACRD18	MACRD17	MACRD16
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Read Data 2 (MACRD16-23) One of four bytes of data read from the MAC. Valid after a read command has been issued and the SU.MACRWC.MCS bit is zero.

Register N Register D Register A	Description:	M	J.MACRD3 AC Read Dat 5h	a byte 3				
Bit #	7	6	5	4	3	2	1	0
Name	MACRD31	MACRD30	MACRD29	MACRD28	MACRD27	MACRD26	MACRD25	MACRD24
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Read Data 3 (MACRD24-31) One of four bytes of data read from the MAC. Valid after a read command has been issued and the SU.MACRWC.MCS bit is zero.

Register Name:	SU.MACWD0
Register Description:	MAC Write Data 0
Register Address:	146h

Bit #	7	6	5	4	3	2	1	0
Name	MACWD7	MACWD6	MACWD5	MACWD4	MACWD3	MACWD2	MACWD1	MACWD0
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Write Data 0 (MACWD0-7) One of four bytes of data to be written to the MAC. Data has been written after a write command has been issued and the SU.MACRWC.MCS bit is zero.

Register Name:	SU.MACWD1
Register Description:	MAC Write Data 1
Register Address:	147h

Bit #	7	6	5	4	3	2	1	0
Name	MACWD15	MACWD14	MACWD13	MACWD12	MACWD11	MACWD10	MACWD09	MACWD08
Default	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Write Data 1 (MACWD8-15) One of four bytes of data to be written to the MAC. Data has been written after a write command has been issued and the SU.MACRWC.MCS bit is zero.

Register N Register I Register A	Description:	SU.MACWD2 MAC Write Dat 148h		a Register 2				
Bit #	7	6	5	4	3	2	1	0
Name	MACWD23	MACWD22	MACWD21	MACWD20	MACWD19	MACWD18	MACWD17	MACWD16
	0	0	0	0	0	0	0	0

Bits 0 - 7: MAC Write Data 2 (MACWD16-23) One of four bytes of data to be written to the MAC. Data has been written after a write command has been issued and the SU.MACRWC.MCS bit is zero.

Register Name:	SU.MACWD3
Register Description:	MAC Write Data 3
Register Address:	149h

Bit #	7	6	5	4	3	2	1	0
Name	MACD31	MACD30	MACD29	MACD28	MACD27	MACD26	MACD25	MACD24
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Write Data 3 (MACD24-31) One of four bytes of data to be written to the MAC. Data has been written after a write command has been issued and the SU.MACRWC.MCS bit is zero.

Register Name:	SU.MACAWL
Register Description:	MAC Address Write Low
Register Address:	14Ah

Bit #	7	6	5	4	3	2	1	0
Name	MACAW 7	MACAW 6	MACAW 5	MACAW4	MACAW3	MACAW2	MACAW1	MACAW0
	0	0	0	0	0	0	0	0

Bits 0 -7: MAC Write Address (MACAW0-7) Low byte of the MAC address. Used only for write operations.

Register Name:	SU.MACAWH
Register Description:	MAC Address Write High
Register Address:	14Bh

Bit #	7	6	5	4	3	2	1	0
Name	MACAW 15	MACAW 14	MACAW 13	MACAW12	MACAW11	MACAW10	MACAW9	MACAW8
	0	0	0	0	0	0	0	0

Bits 0 – 7: MAC Write Address (MACAW8-15) High byte of the MAC address. Used only for write operations.

Register N Register D Register A	Description:	M	SU.MACRWC MAC Read Write Command Status 14Ch							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	MCRW	MCS		
Default	0	0	0	0	0	0	0	0		

**Bit 1: MAC Command RW (MCRW)** If this bit is written to 1, a read is performed from the MAC. If this bit is written to 0, a write operation is performed. Address information for write operations must be located in SU.MACAWH and SU.MACAWL. Address information for read operations must be located in SU.MACRADH and SU.MACRADL. The user must also write a 1 to the MCS bit, and the DS33Z11 will clear MCS when the operation is complete.

**Bit 0: MAC Command Status (MCS)** Setting MCS in conjunction with MCRW will initiate a read or write to the MAC registers. Upon completion of the read or write this bit is cleared. Once a read or write command has been initiated the host must poll this bit to see when the operation is complete.

Register N Register D Register A	Description:	Et	SU.LPBK Ethernet Interface Loopback Control Register 14Fh							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	-	-	-	QLP		
Default	0	0	0	0	0	0	0	0		

**Bit 0: Queue Loopback Enable (QLP)** If this bit is set to 1, data from the Ethernet Interface receive queue is looped back to the transmit queue. Buffered data from the serial interface will remain until the loopback is removed.

Register Name: Register Description: Register Address:			SU.GCR Ethernet Interface General Control Register 150h							
Bit #	7	6	5	4	3	2	1	0		
Name	-	-	-	-	CRCS	H10S	ATFLOW	JAME		
Default	0	0	0	0	0	0	1	0		

**Bit 3: CRCS** If this bit is zero (default), the received MAC or Ethernet Frame CRC is stripped before the data is encapsulated and transmitted on the serial interface. Data received from the serial interface is decapsulated, a CRC is recalculated and appended to the packet for transmission to the Ethernet interface. If this bit is set to 1, the CRC is not stripped from received packets prior to encapsulation and transmission to the serial interface, and data received from the serial interface is decapsulated directly. No CRC recalculation is performed on data received from the serial interface. Note that the maximum packet size supported by the Ethernet interface is still 2016 (this includes the 4 bytes of CRC).

**Bit 2: H10S** If this bit is set the MAC will operate at 100 Mbps. If this bit is zero, the MAC will operate at 10 Mbps. This bit controls the 10/100 selection for RMII and DCE Mode. In DTE and MII mode, the MAC determines the data rate from the incoming TX\_CLK and RX\_CLK.

**Bit 1: Automatic Flow Control Enable (ATFLOW)** If this bit is set to 1, automatic flow control is enabled based on the connection receive queue size and high watermarks. Pause frames are sent automatically in full duplex mode. The pause time must be programmed through SU.MACFCR. The jam sequence will not be sent automatically in half duplex mode unless the JAME bit is set. This bit is applicable only in software mode.

**Bit 0: Jam Enable (JAME)** If this bit is set to 1, a Jam sequence is sent for a duration of 4 bytes. This function is only valid in half duplex mode, and will only function if Automatic Flow Control is disabled. Note that if the receive queue size is less than receive high threshold, setting a JAME will JAM one received frame. If JAME is set and the receiver queue size is higher than the high threshold, all received frames are jammed until the queue empties below the threshold.

Note that SU.GCR is only valid in the software mode. In hardware mode, pins are used to control Automatic flow control and 100/10-speed selection.

Register N		SU.TFRC						
Register D Register A	Description: Address:		Fransmit Frai 151h	ne Resend C	ontrol			
D:1 //	_	0	-		<u> </u>			

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	NCFQ	TPDFCB	TPRHBC	TPRCB
Default	0	0	0	0	0	0	0	0

**Bit 3: No Carrier Queue Flush Bar (NCFQ)** If this bit is set to 1, the queue for data passing from Serial Interface to Ethernet Interface will not be flushed when loss of carrier is detected.

**Bit 2: Transmit Packet Deferred Fail Control Enable (TPDFCB)** If this bit if set to 1, the current frame is transmitted immediately instead of being deferred. If this bit is set to 0, the frame is deferred if CRS is asserted and sent when the CRS is unasserted indicating the media is idle.

Bit 1: Transmit Packet HB Fail Control Bar (TPRHBC) If this bit is set to 1, the current frame will not be retransmitted if a heartbeat failure is detected.

Bit 0: Transmit Packet Resend Control Bar (TPRCB) If this bit is set to 1, the current frame will not be retransmitted if any of the following errors have occurred:

- Jabber time out
- Loss of carrier
- Excessive deferral
- Late collision
- Excessive collisions
- Under run
- Collision

Note that blocking retransmission due to collision (applicable in MIII/Half Duplex Mode) can result in unpredictable system level behavior.

Register Name:	SU.TFSL
Register Description:	Transmit Frame Status Low
Register Address:	152h

Bit #	7	6	5	4	3	2	1	0
Name	UR	EC	LC	ED	LOC	NOC	-	FABORT
Default	0	0	0	0	0	0	0	0

Bit 7: Under Run (UR) When this bit is set to 1, the frame was aborted due to a data under run condition of the transmit buffer.

**Bit 6: Excessive Collisions (EC)** When this bit is set to 1, a frame has been aborted after 16 successive collisions while attempting to transmit the current frame. If the Disable Retry bit is set to 1, then Excessive Collisions will be set to 1 after the first collision.

Bit 5: Late Collision (LC) When this bit is set to 1, a frame was aborted by collision after the 64-bit collision window. Not valid if an under run has occurred.

Bit 4: Excessive Deferral (ED) When this bit is set to 1, a frame was aborted due to excessive deferral.

Bit 3: Loss Of Carrier (LOC) When this bit is set to 1, a frame was aborted due to loss of carrier for one or more bit times. Valid only for non-collided frames. Valid only in half-duplex operation.

Bit 2: No Carrier (NOC) When this bit is set to 1, a frame was aborted because no carrier was found for transmission.

#### Bit 1: Reserved

**Bit 0: Frame Abort (FABORT)** When this bit is set to 1, the MAC has aborted a frame for one of the above reasons. When this bit is clear, the previous frame has been transmitted successfully.

Register Name:	SU.TFSH
Register Description:	Transmit Frame Status High
Register Address:	153h

Bit #	7	6	5	4	3	2	1	0
Name	PR	HBF	CC3	CC2	CC1	CC0	LCO	DEF
Default	0	0	0	0	0	0	0	0

Bit 7: Packet Resend (PR) When this bit is set, the current packet must be retransmitted due to a collision.

**Bit 6: Heartbeat Failure (HBF)** When this bit is set, the device failed to detect a heart beat after transmission. This bit is not valid if an under run has occurred.

**Bits 2-5: Collision Count (CC0-3)** These 4 bits indicate the number of collisions that occurred prior to successful transmission of the previous frame. Not valid if Excessive Collisions is set to 1.

Bit 1: Late Collision (LCO) When set to 1, the MAC observed a collision after the 64-byte collision window.

Bit 0: Deferred Frame (DEF) When set to 1, the current frame was deferred due to carrier assertion by another node after being ready to transmit.

Register N Register D Register A	Description:	R	SU.RFSB0 Receive Frame Status Byte 0 154h							
Bit #	7	6	5	4	3	2	1	0		
Name	FL7	FL6	FL5	FL4	FL3	FL2	FL1	FL0		
Default	0	0	0	0	0	0	0	0		

**Bits 0 - 7: Frame Length (FL[0:7])** These 8 bits are the low byte of the length (in bytes) of the received frame, with FCS and Padding. If Automatic Pad Stripping is enabled, this value is the length of the received packet without PCS or Pad bytes. The upper 6 bits are contained in SU.RFSB1.

Register Name:	SU.RFSB1
Register Description:	Receive Frame Status Byte 1
Register Address:	155h

Bit #	7	6	5	4	3	2	1	0
Name	RF	WT	FL13	FL12	FL11	FL10	FL9	FL8
Default	0	0	0	0	0	0	0	0

Bit 7: Runt Frame (RF) This bit is set to 1 if the received frame was altered by a collision or terminated within the collision window.

**Bit 6: Watchdog Timeout (WT)** This bit is set to 1 if a packet receive time exceeds 2048 byte times. After 2048 byte times the receiver is disabled and the received frame will fail CRC check.

**Bits 0-5: Frame Length (FL[8:13])** These 6 bits are the upper bits of the length (in bytes) of the received frame, with FCS and Padding. If Automatic Pad Stripping is enabled, this value is the length of the received packet without PCS or Pad bytes.

Register Name:	SU.RFSB2
Register Description:	Receive Frame Status Byte 2
Register Address:	156h

Bit #	7	6	5	4	3	2	1	0
Name	-	-	CRCE	DB	MIIE	FT	CS	FTL
Default	0	0	0	0	0	0	0	0

Bit 5: CRC Error (CRCE) This bit is set to 1 if the received frame does not contain a valid CRC value.

**Bit 4: Dribbling Bit (DB)** This bit is set to 1 if the received frame contains a non-integer multiple of 8 bits. It does not indicate that the frame is invalid. This bit is not valid for runt or collided frames.

Bit 3: MII Error (MIIE) This bit is set to 1 if an error was found on the MII bus.

**Bit 2: Frame Type (FT)** This bit is set to 1 if the received frame exceeds 1536 bytes. It is equal to zero if the received frame is an 802.3 frame. This bit is not valid for runt frames.

Bit 1: Collision Seen (CS) This bit is set to 1 if a late collision occurred on the received packet. A late collision is one that occurs after the 64-byte collision window.

**Bit 0: Frame Too Long (FTL)** This bit is set to 1 if a frame exceeds the 1518 byte maximum standard Ethernet frame. This bit is only an indication, and causes no frame truncation.

FSB3
ive Frame Status Byte 3

Bit #	7	6	5	4	3	2	1	0
Name	MF	-	-	BF	MCF	UF	CF	LE
Default	0	0	0	0	0	0	0	0

Bit 7: Missed Frame (MF) This bit is set to 1 if the packet is not successfully received from the MAC by the packet Arbiter.

Bit 4: Broadcast Frame (BF) This bit is set to 1 if the current frame is a broadcast frame.

Bit 3: Multicast Frame (MCF) This bit is set to 1 if the current frame is a multicast frame.

**Bit 2: Unsupported Control Frame (UF)** This bit is set to 1 if the frame received is a control frame with an opcode that is not supported. If the Control Frame bit is set, and the Unsupported Control Frame bit is clear, then a pause frame has been received and the transmitter is paused.

Bit 1: Control Frame (CF) This bit is set to 1 when the current frame is a control frame. This bit is only valid in full-duplex mode.

**Bit 0: Length Error (LE)** This bit is set to 1 when the frames length field and the actual byte count are unequal. This bit is only valid for 802.3 frames.

0 RQHT0 0

SU.RMFSRL Receiver Maximum Frame Low Register 158h

Bit #	7	6	5	4	3	2	1	0
Name	RMPS7	RMPS6	RMPS5	RMPS4	RMPS3	RMPS2	RMPS1	RMPS0
Default	1	1	1	0	0	0	1	0

Bits 7-0: Receiver Maximum Frame (RMPS[0:7]) Eight bits of sixteen-bit value. Register description below.

Register Na	ime:	S	SU.RMFSRH Receiver Maximum Frame High Register							
Register De	escription:	R								
Register Ad	ldress:	1:	59h							
Bit #	7	6	5	Λ	З	2				

Name         RMPS15         RMPS14         RMPS13         RMPS12         RMPS11         RMPS10         RMPS9         RMPS8           Default         0         0         0         0         1         1         1	Bit #	7	6	5	4	3	2	1	0
Default 0 0 0 0 0 0 1 1 1	Name	RMPS15	RMPS14	RMPS13	RMPS12	RMPS11	RMPS10	RMPS9	RMPS8
	Default	0	0	0	0	0	1	1	1

**Bits 7- 0: Receiver Maximum Frame (RMPS[8:15])** This value is the receiver's maximum frame size (in bytes), up to a maximum of 2016 bytes. Any frame received greater than this value is rejected. The frame size includes destination address, source address, type/length, data and crc-32. The frame size is not the same as the frame length encoded within the IEEE 802.3 frame. Any values programmed that are greater than 2016 will have unpredictable behavior and should be avoided.

Register Name:SU.RQLTRegister Description:Receive CRegister Address:15Ah

SU.RQLI Receive Queue Low Threshold (Watermark)

Bit #	7	6	5	4	3	2	1	0
Name	RQLT7	RQLT6	RQLT5	RQLT4	RQLT3	RQLT2	RQLT1	RQLT0
Default	0	0	1	1	0	1	1	1

**Bits 0 - 7: Receive Queue Low Threshold (RQLT[0:7])** The receive queue low threshold for the connection, in increments of 32 packets of 2048 bytes each. The value of this register is multiplied by 32 \* 2048 bytes to determine the byte location of the threshold. Note that the receive queue is for data that was received from the Ethernet Interface to be sent to the Serial Interface.

Register N Register D Register A	Description:	SU.RQHT Receive Queue High Threshold (Watermar 15Bh					
Bit #	7	6	5	4	3	2	1
Name	RQHT7	RQHT6	RQHT5	RQHT4	RQHT3	RQHT2	RQHT1
Default	0	0	1	1	1	0	1

Bits 0 – 7: Receive Queue High Threshold (RQTH[0:7]) The receive queue high threshold for the connection, in increments of 32 packets of 2048 bytes each. The value of this register is multiplied by 32 \* 2048 bytes to

determine the byte location of the threshold. Note that the receive queue is for data that was received from the Ethernet Interface to be sent to the Serial Interface.

Register Name:	SU.QRIE
Register Description:	Receive Queue Cross Threshold enable
Register Address:	15Ch

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	RFOVFIE	RQVFIE	RQLTIE	RQHTIE
Default	0	0	0	0	0	0	0	0

Bit 3: Receive FIFO Overflow Interrupt Enable (RFOVFIE) If this bit is set, the interrupt is enabled for RFOVFLS.

Bit 2: Receive Queue Overflow Interrupt Enable (RQVFIE) If this bit is set, the interrupt is enabled for RQOVFLS.

Bit 1: Receive Queue Crosses Low Threshold Interrupt Enable (RQLTIE) If this bit is set, the watermark interrupt is enabled for RQLTS.

Bit 0: Receive Queue Crosses High Threshold Interrupt Enable (RQHTIE) If this bit is set, the watermark interrupt is enabled for RQHTS.

Register Name:	SU.QCRLS
Register Description:	Queue Cross Threshold Latched Status
Register Address:	15Dh

Bit #	7	6	5	4	3	2	1	0
Name	-	-	-	-	RFOVFLS	RQOVFLS	RQHTLS	RQLTLS
Default	-	-	-	-	-	-	-	-

Bit 3: Receive FIFO Overflow latched Status (RFOVFLS) This bit is set if the receive FIFO overflows for the data to be transmitted from the MAC to the SDRAM.

**Bit 2: Receive Queue Overflow Latched Status (RQOVFLS)** This bit is set if the receive queue has overflowed. This register is cleared after a read.

Bit 1: Receive Queue for Connection Crossed High Threshold Latched Status (RQHTLS) This bit is set if the receive queue crosses the high Watermark. This register is cleared after a read.

Bit 0: Receive Queue for Connection Crossed Low Threshold latched status (RQLTLS) This bit is set if the receive queue crosses the low Watermark. This register is cleared after a read.

Note the bit order differences in the high/low threshold indications in SU.QCRLS and the interrupt enables in SU.QRIE.

Register Name:	SU.RFRC
Register Description:	Receive Frame Rejection Control
Register Address:	15Eh

Bit #	7	6	5	4	3	2	1	0
Name	-	UCFR	CFRR	LERR	CRCERR	DBR	MIIER	BFR
Default	0	0	0	0	0	0	0	0

**Bit 6: Uncontrolled Control Frame Reject (UCFR)** When set to 1, Control Frames other than Pause Frames are allowed. When this bit is equal to zero, non-pause control frames are rejected.

**Bit 5: Control Frame Reject (CFRR)** When set to 1, control frames are allowed. When this bit is equal to zero, all control frames are rejected.

**Bit 4: Length Error Reject (LERR)** When set to 1, frames with an unmatched frame length field and actual number of bytes received are allowed. When equal to zero, only frames with matching length fields and actual bytes received will be allowed.

**Bit 3: CRC Error Reject (CRCERR)** When set to 1, frames received with a CRC error or MII error are allowed. When equal to zero, frames with CRC or MII errors are rejected.

**Bit 2: Dribbling Bit Reject (DBR)** When set to 1, frames with lengths of non-integer multiples of 8 bits are allowed. When equal to zero, frames with dribbling bits are rejected. The dribbling bit setting is only valid only if there is not a collision or runt frame.

**Bit 1: MII Error Reject (MIIER)** When set to 1, frames are allowed with MII Receive Errors. When equal to zero, frames with MII errors are rejected.

Bit 0: Broadcast Frame Reject (BFR) When set to 1, broadcast frames are allowed. When equal to zero, broadcast frames are rejected.

#### 9.6.2 MAC Registers

The control Registers related to the control of the individual Mac's are shown in the following table. The DS33Z11 keeps statistics for the packet traffic sent and received. The register address map is shown in the following table. Note that the addresses listed are the indirect addresses that must be provided to SU.MACRADH/SU.MACRADL or SU.MACAWH/SU.MACAWL.

Register Name:	SU.MACCR
Register Description:	MAC Control Register
Register Address:	0000h (indirect)

0000h:								
Bit #	31	30	29	28	27	26	25	24
Name	Reserved	Reserved	Reserved	HDB	PS	Reserved	Reserved	Reserved
Default	0	0	0	0	0	0	0	0
0001h:								
Bit #	23	22	21	20	19	18	17	16
Name	DRO	Reserved	OML0	F	Reserved	Reserved	Reserved	Reserved
Default	0	0	0	0	0	0	0	0
0002h:								
Bit #	15	14	13	12	11	10	09	08
Name	Reserved	Reserved	Reserved	LCC	Reserved	DRTY	Reserved	ASTP
Default	0	0	0	0	0	0	0	0
0003h:								
Bit #	07	06	05	04	03	02	01	00
Name	BOLMT1	BOLMT0	DC	Reserved	TE	RE	Reserved	Reserved
Default	0	0	0	0	0	0	0	0

**Bit 28: Heartbeat Disable (HDB)** When set to 1, the heartbeat (SQE) function is disabled. This bit should be set to 1 when operating in MII mode.

Bit 27: Port Select (PS) This bit should be equal to 0 for proper operation.

**Bit 23: Disable Receive Own (DRO)** When set to 1, the MAC disables the reception of frames while TX\_EN is asserted. When this bit equals zero, transmitted frames are also received by the MAC. This bit should be cleared when operating in full-duplex mode.

**Bit 21: Loopback Operating Mode (OMLO)** When set to 1, data is looped from the transmit side, back to the receive side, without being transmitted to the PHY.

**Bit 20: Full-Duplex Mode Select (F)** When set to 1, the MAC transmits and receives data simultaneously. When in full-duplex mode, the heartbeat check is disabled and the heartbeat fail status should be ignored.

**Bit 12: Late Collision Control (LCC)** When set to 1, enables retransmission of a collided packet even after the collision period. When this bit is clear, retransmission of late collisions is disabled.

**Bit 10: Disable Retry (DRTY)** When set to 1, the MAC makes only a single attempt to transmit each frame. If a collision occurs, the MAC ignores the current frame and proceeds to the next frame. When this bit equals 0, the MAC will retry collided packets 16 times before signaling a retry error.

**Bit 8: Automatic Pad Stripping (ASTP)** When set to 1, all incoming frames with less than 46 byte length are automatically stripped of the pad characters and FCS.

**Bits 6 - 7: Back-Off Limit (BOLMT[0:1])** These two bits allow the user to set the back-off limit used for the maximum retransmission delay for collided packets. Default operation limits the maximum delay for retransmission to a countdown of 10 bits from a random number generator. The user can reduce the maximum number of counter bits as described in the table below. See IEEE 802.3 for details of the back-off algorithm.

Bit 7	Bit 6	Random Number Generator Bits Used
0	0	10
0	1	8
1	0	4
1	1	1

**Bit 5: Deferral Check (DC)** When set to 1, the MAC will abort packet transmission if it has deferred for more than 24,288 bit times. The deferral counter starts when the transmitter is ready to transmit a packet, but is prevented from transmission because CRS is active. If the MAC begins transmission but a collision occurs after the beginning of transmission, the deferral counter is reset again. If this bit is equal to zero, then the MAC will defer indefinitely.

Bit 3: Transmitter Enable (TE) When set to 1, packet transmission is enabled. When equal to zero, transmission is disabled.

Bit 2: Receiver Enable (RE) When set to 1, packet reception is enabled. When equal to zero, packets are not received.

Register Name:	5
Register Description:	M
Register Address:	C

SU.MACAH MAC Address High Register 0004h (indirect)

0004h:

000411.								
Bit #	31	30	29	28	27	26	25	24
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Default	1	1	1	1	1	1	1	1
0005h:								
Bit #	23	22	21	20	19	18	17	16
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Default	1	1	1	1	1	1	1	1
							·	
0006h:								
Bit #	15	14	13	12	11	10	09	08
Name	PADR47	PADR46	PADR45	PADR44	PADR43	PADR42	PADR41	PADR40
Default	1	1	1	1	1	1	1	1
					•			
0007h:								
Bit #	07	06	05	04	03	02	01	00
Name	PADR39	PADR38	PADR37	PADR36	PADR35	PADR34	PADR33	PADR32
Default	1	1	1	1	1	1	1	1
Bits 00 – this MAC (	-	2:47] These 3	32 bits shoul	d be initialize	d with the up	per 4 bytes o	f the Physical	Address for

Register Name:
Register Description:
Register Address:

SU.MACAL MAC Address Low Register 0008h (indirect)

0008h:

0008h:								
Bit #	31	30	29	28	27	26	25	24
Name	PADR31	PADR30	PADR29	PADR28	PADR27	PADR26	PADR25	PADR24
Default	1	1	1	1	1	1	1	1
					•			
0009h:								
Bit #	23	22	21	20	19	18	17	16
Name	PADR23	PADR22	PADR21	PADR20	PADR19	PADR18	PADR17	PADR16
Default	1	1	1	1	1	1	1	1
000Ah:								
Bit #	15	14	13	12	11	10	09	08
Name	PADR15	PADR14	PADR13	PADR12	PADR11	PADR10	PADR09	PADR08
Default	1	1	1	1	1	1	1	1
000Bh:								
Bit #	07	06	05	04	03	02	01	00
Name	PADR07	PADR06	PADR05	PADR04	PADR03	PADR02	PADR01	PADR00
Default	1	1	1	1	1	1	1	1
Bite 00 -		1.311 Those	32 hite choul	d ha initializa	d with the low	ver 1 bytes of	f the Dhysica	Address for

Bits 00 – 31: PADR[00:31] These 32 bits should be initialized with the lower 4 bytes of the Physical Address for this MAC device.

Register I Register A	Description:	M	AC MII Mana 014h (indirec	igement (MD t)	IO) Address	Register		
0014h:								
Bit #	31	30	29	28	27	26	25	24
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Default	0	0	0	0	0	0	0	0
0015h:								
Bit #	23	22	21	20	19	18	17	16
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Default	0	0	0	0	0	0	0	0
0016h:								
Bit #	15	14	13	12	11	10	09	08
Name	PHYA4	PHYA3	PHYA2	PHYA1	PHYA0	MIIA4	MIIA3	MIIA2
Default	0	1	0	1	1	0	1	0
0017h:								
Bit #	07	06	05	04	03	02	01	00
Name	MIIA1	MIIA0	Reserved	Reserved	Reserved	Reserved	MIIW	MIIB
Default	1	1	0	0	0	0	0	0

SU.MACMIIA

Register Name:

**Bits 11 - 15: PHY Address (PHYA[0:4])** These 5 bits select one of the 32 available PHY address locations to access through the PHY management (MDIO) bus.

Bits 6 - 10: MII Address (MIIA[0:4]) - These 5 bits are the address location within the PHY that is being accessed.

Bit 1: MII Write (MIIW) Write this bit to 1 in order to execute a write instruction over the MDIO interface. Write the bit to zero to execute a read instruction.

**Bit 0: MII Busy (MIIB)** This bit is set to 1 by the DS33Z11 during execution of a MII management instruction through the MDIO interface, and is set to zero when the DS33Z11 has completed the instruction. The user should read this bit and ensure that it is equal to zero prior to beginning a MDIO instruction.

Register Name:	
Register Description:	
Register Address:	

SU.MACMIID
MAC MII (MDIO) Data Register
0018h (indirect)

0018h:								
Bit #	31	30	29	28	27	26	25	24
Name	Reserved							
Default	0	0	0	0	0	0	0	0
0019h:								
Bit #	23	22	21	20	19	18	17	16
Name	Reserved							
Default	0	0	0	0	0	0	0	0
001Ah:								
Bit #	15	14	13	12	11	10	09	08
Name	MIID15	MIID14	MIID13	MIID12	MIID11	MIID10	MIID09	MIID08
Default	0	0	0	0	0	0	0	0
001Bh:								
Bit #	07	06	05	04	03	02	01	00
Name	MIID07	MIID06	MIID05	MIID04	MIID03	MIID02	MIID01	MIID00
Default	0	0	0	0	0	0	0	0

Bits 0 – 15: MII (MDIO) Data (MIID[00:15]) These two bytes contain the data to be written to or the data read from the MII management interface (MDIO).

Register Name:	SU.MACFCR
Register Description:	MAC Flow Control Register
Register Address:	001Ch (indirect)
001Ch:	

001Ch:								
Bit #	31	30	29	28	27	26	25	24
Name	PT15	PT14	PT13	PT12	PT11	PT10	PT09	PT08
Default	0	0	0	0	0	0	0	0
		•	•					
001Dh:								
Bit #	23	22	21	20	19	18	17	16
Name	PT07	PT06	PT05	PT04	PT03	PT02	PT01	PT00
Default	0	1	0	1	0	0	0	0
		•						
001Eh:								
Bit #	15	14	13	12	11	10	09	08
Name	Reserved							
Default	0	0	0	0	0	0	0	0
		•						
001Fh:								
Bit #	07	06	05	04	03	02	01	00
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FCE	FCB
Default	0	0	0	0	0	0	1	0

**Bits 16 - 31: Pause Time (PT[00:15])** These bits are used for the Pause Time Field in transmitted Pause Frames. This value is the number of time slots the remote node should wait prior to transmission.

Bit 1: Flow Control Enable (FCE) When set to 1, the MAC automatically detects pause frames and will disable the transmitter for the requested pause time.

**Bit 0: Flow Control Busy (FCB)** The host can set this bit to 1 in order to initiate transmission of a pause frame. During transmission of a pause frame, this bit remains set. The DS33Z11 will clear this bit when transmission of the pause frame has been completed. The user should read this bit and ensure that this bit is equal to zero prior to initiating a pause frame.

Register Name:	
Register Description:	
Register Address:	

SU.MMCCTRL
MAC MMC Control Register
0100h (indirect)

<b>0100h:</b> Bit #	31	30	29	28	27	26	25	24
Name	Reserved							
Default	0	0	0	0	0	0	0	0
Delault	0	0	0	0	0	0	0	0
0101h:								
Bit #	23	22	21	20	19	18	17	16
Name	Reserved							
Default	0	0	0	0	0	0	0	0
0102h:								
Bit #	15	14	13	12	11	10	09	08
Name	Reserved	Reserved	MXFRM10	MXFRM9	MXFRM8	MXFRM7	MXFRM6	MXFRM5
Default	0	0	1	0	1	1	1	1
0103h:								
Bit #	07	06	05	04	03	02	01	00
Name	MXFRM4	MXFRM3	MXFRM2	MXFRM1	MXFRM0	Reserved	Reserved	Reserved
Default	0	1	1	1	0	0	1	0
					,			

Bits 3 - 13: Maximum Frame Size (MXFRM[0:10]) These bits indicate the maximum packet size value. All transmitted frames larger than this value are counted as long frames.

### Bit 1: Reserved - Note that this bit must be written to a "1" for proper operation.

Register Name:	
Register Description:	
Register Address:	

Reserved
<b>MAC Reserved Control Register</b>
010Ch (indirect)

010Ch:								
Bit #	31	30	29	28	27	26	25	24
Name	Reserved							
Default	0	0	0	0	0	0	0	0
010Dh:								
Bit #	23	22	21	20	19	18	17	16
Name	Reserved							
Default	0	0	0	0	0	0	0	0
010Eh:								
Bit #	15	14	13	12	11	10	09	08
Name	Reserved							
Default	0	0	0	0	0	0	0	0
010Fh:								
Bit #	07	06	05	04	03	02	01	00
Name	Reserved							
Default	0	0	0	0	0	0	0	0

Note – Addresses 10Ch through 10Fh must each be initialized with all 1's (FFh) for proper software-mode operation.

Register Name:	
Register Description:	
Register Address:	

Reserved	
<b>MAC Reserved Control Registe</b>	r
0110h (indirect)	

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0	0	0	0	0	0	0	0
15	14	13	12	11	10	09	08
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0	0	0	0	0	0	0	0
07	06	05	04	03	02	01	00
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0	0	0	0	0	0	0	0
	0 23 Reserved 0 15 Reserved 0 07 Reserved	ReservedReserved002322ReservedReserved001514ReservedReserved00000000000000000000000000	ReservedReservedReserved000232221ReservedReservedReserved000151413ReservedReservedReserved000000000000000070605ReservedReservedReserved	ReservedReservedReservedReserved0000023222120ReservedReservedReservedReserved0000015141312ReservedReservedReservedReserved0000015141312ReservedReservedReserved000007060504ReservedReservedReservedReservedReservedReserved	ReservedReservedReservedReservedReserved0000002322212019ReservedReservedReservedReserved000001514131211ReservedReservedReservedReserved000001514131211ReservedReservedReservedReserved000000706050403ReservedReservedReservedReservedReservedReservedReservedReserved	ReservedReservedReservedReservedReservedReserved00000000232221201918ReservedReservedReservedReservedReserved000000151413121110ReservedReservedReservedReservedReserved000000151413121110ReservedReservedReservedReservedReserved000000070605040302ReservedReservedReservedReservedReservedReservedReservedReservedReserved	ReservedReservedReservedReservedReservedReservedReserved00000000023222120191817ReservedReservedReservedReservedReservedReserved000000015141312111009ReservedReservedReservedReservedReserved000000015141312111009ReservedReservedReservedReservedReserved000000007060504030201ReservedReservedReservedReservedReservedReserved07060504030201

Note – Addresses 110h through 113h must each be initialized with all 1's (FFh) for proper software-mode operation.

Register I Register I Register /	Description:	SU.RxFrmCtr MAC All Frames Received Counter 0200h (indirect)						
0200h:	04	00	00	00	07	00	05	0.4
Bit #	31	30	29	28	27	26	25	24
Name	RXFRMC31	RXFRMC30	RXFRMC29	RXFRMC28	RXFRMC27	RXFRMC26	RXFRMC25	RXFRMC24
Default	0	0	0	0	0	0	0	0
0201h:								
Bit #	23	22	21	20	19	18	17	16
Name	RXFRMC23	RXFRMC22	RXFRMC21	RXFRMC20	RXFRMC19	RXFRMC18	RXFRMC17	RXFRMC16
Default	0	0	0	0	0	0	0	0
<b>0202h:</b> Bit #	15	14	13	12	11	10	09	08
Name	RXFRMC15	RXFRMC14	RXFRMC13	RXFRMC12	RXFRMC11	RXFRMC10	RXFRMC9	RXFRMC8
Default	0	0	0	0	0	0	0	0
0203h:				L				
Bit #	07	06	05	04	03	02	01	00
Name	RXFRMC7	RXFRMC6	RXFRMC5	RXFRMC4	RXFRMC3	RXFRMC2	RXFRMC1	RXFRMC0
Default	0	0	0	0	0	0	0	0

**Bits 0 - 31: All Frames Received Counter (RXFRMC[0:31])** 32 bit value indicating the number of frames received. Each time a frame is received, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum frame rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

Register Register Register	Description:	M	SU.RxFrmOkCtr MAC Frames Received OK Counter 0204h (indirect)						
0204h:	•								
Bit #	31	30	29	28	27	26	25	24	
Name	RXFRMOK31	RXFRMOK30	RXFRMOK29	RXFRMOK28	RXFRMOK27	RXFRMOK26	RXFRMOK25	RXFRMOK24	
Default	0	0	0	0	0	0	0	0	
0205h:									
Bit #	23	22	21	20	19	18	17	16	
Name	RXFRMOK23	RXFRMOK22	RXFRMOK21	RXFRMOK20	RXFRMOK19	RXFRMOK18	RXFRMOK17	RXFRMOK16	
Default	0	0	0	0	0	0	0	0	
<b>0206h:</b> Bit #	15	14	13	12	11	10	09	08	
Name	RXFRMOK15	RXFRMOK14	RXFRMOK13	RXFRMOK12	RXFRMOK11	RXFRMOK10	RXFRMOK9	RXFRMOK8	
Default	0	0	0	0	0	0	0	0	
0207h:			-			<u> </u>		<u> </u>	
Bit #	07	06	05	04	03	02	01	00	
Name	RXFRMOK7	RXFRMOK6	RXFRMOK5	RXFRMOK4	RXFRMOK3	RXFRMOK2	RXFRMOK1	RXFRMOK0	
Default	0	0	0	0	0	0	0	0	

**Bits 0 - 31: Frames Received OK Counter (RXFRMOK[0:31])** 32 bit value indicating the number of frames received and determined to be valid. Each time a valid frame is received, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum frame rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

Register I Register I Register /	Description:	SU.TxFrmCtr MAC All Frames Transmitted Counter 0300h (indirect)						
0300h:								
Bit #	31	30	29	28	27	26	25	24
Name	TXFRMC31	TXFRMC30	TXFRMC29	TXFRMC28	TXFRMC27	TXFRMC26	TXFRMC25	TXFRMC24
Default	0	0	0	0	0	0	0	0
0301h:								
Bit #	23	22	21	20	19	18	17	16
Name	TXFRMC23	TXFRMC22	TXFRMC21	TXFRMC20	TXFRMC19	TXFRMC18	TXFRMC17	TXFRMC16
Default	0	0	0	0	0	0	0	0
<b>0302h:</b> Bit #	15	14	13	12	11	10	09	08
Name	TXFRMC15	TXFRMC14	TXFRMC13	TXFRMC12	TXFRMC11	TXFRMC10	TXFRMC9	TXFRMC8
Default	0	0	0	0	0	0	0	0
0303h:	L -	-	-		-	-	<u> </u>	<u> </u>
Bit #	07	06	05	04	03	02	01	00
Name	TXFRMC7	TXFRMC6	TXFRMC5	TXFRMC4	TXFRMC3	TXFRMC2	TXFRMC1	TXFRMC0
Default	0	0	0	0	0	0	0	0

**Bits 0 - 31: All Frames Transmitted Counter (TXFRMC[0:31])** 32 bit value indicating the number of frames transmitted. Each time a frame is transmitted, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum frame rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

Register Name: Register Description: Register Address:			SU.TxBytesCtr MAC All Bytes Transmitted Counter 0308h (indirect)							
<b>0308h:</b> Bit # Name	31 TXBYTEC31	30 TXBYTEC30	29 TXBYTEC29	28 TXBYTEC28	27 TXBYTEC27	26 TXBYTEC26	25 TXBYTEC25	24 TXBYTEC24		
Default	0	0	0	0	0	0	0	0		
<b>0309h:</b> Bit #	23	22	21	20	19	18	17	16		
Name	TXBYTEC23	TXBYTEC22	TXBYTEC21	TXBYTEC20	TXBYTEC19		TXBYTEC17	TXBYTEC16		
Default	0	0	0	0	0	0	0	0		
<b>030Ah:</b> Bit #	15	14	13	12	11	10	09	08		
Name	TXBYTEC15	TXBYTEC14	TXBYTEC13	TXBYTEC12	TXBYTEC11	TXBYTEC10	TXBYTEC9	TXBYTEC8		
Default	0	0	0	0	0	0	0	0		
030Bh:	07	06	05	04	03	02	01			
Bit #		06	05	04	03	02		00		
Name	TXBYTEC7	TXBYTEC6	TXBYTEC5	TXBYTEC4	TXBYTEC3	TXBYTEC2	TXBYTEC1	TXBYTEC0		
Default	0	0	0	0	0	0	0	0		

**Bits 0 - 31: All Bytes Transmitted Counter (TXBYTEC[0:31])** 32 bit value indicating the number of bytes transmitted. Each time a byte is transmitted, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum data rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

Register I Register I Register /	Description:	M	SU.TxBytesOkCtr MAC Bytes Transmitted OK Counter 030Ch (indirect)							
030Ch: Bit #	31	30	29	28	27	26	25 ТХВҮТЕОК25	24		
Name	TXBYTEOK31	TXBYTEOK30		TXBYTEOK28	TXBYTEOK27	TXBYTEOK26		TXBYTEOK24		
Default	0	0	0	0	0	0	0	0		
030Dh:										
Bit #	23	22	21	20	19	18	17	16		
Name	TXBYTEOK23	TXBYTEOK22	TXBYTEOK21	TXBYTEOK20	TXBYTEOK19	TXBYTEOK18	TXBYTEOK17	TXBYTEOK16		
Default	0	0	0	0	0	0	0	0		
<b>030Eh:</b> Bit #	15	14	13	12	11	10	09	08		
Name	TXBYTEOK15	TXBYTEOK14		-	TXBYTEOK11	TXBYTEOK10	TXBYTEOK9	TXBYTEOK8		
Default	0	0	0	0	0	0	0	0		
030Fh:										
Bit #	07	06	05	04	03	02	01	00		
Name	TXBYTEOK7	TXBYTEOK6	TXBYTEOK5	TXBYTEOK4	TXBYTEOK3	TXBYTEOK2	TXBYTEOK1	TXBYTEOK0		
Default	0	0	0	0	0	0	0	0		

**Bits 0 - 31: Bytes Transmitted OK Counter (TXBYTEOK[0:31])** 32 bit value indicating the number of bytes transmitted and determined to be valid. Each time a valid byte is transmitted, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum frame rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

Register Name:	SU.TXFRMUNDR
Register Description:	MAC Transmit Frame Under Run Counter
Register Address:	0334h (indirect)

0224h.

0334n:								
Bit #	31	30	29	28	27	26	25	24
Name	TXFRMU31	TXFRMU30	TXFRMU29	TXFRMU28	TXFRMU27	TXFRMU26	TXFRMU25	TXFRMU24
Default	0	0	0	0	0	0	0	0
	<u> </u>						•	
0335h:								
Bit #	23	22	21	20	19	18	17	16
Name	TXFRMU23	TXFRMU22	TXFRMU21	TXFRMU20	TXFRMU19	TXFRMU18	TXFRMU17	TXFRMU16
Default	0	0	0	0	0	0	0	0
	<u> </u>						•	
0336h:								
Bit #	15	14	13	12	11	10	09	08
Name	TXFRMU15	TXFRMU14	TXFRMU13	TXFRMU12	TXFRMU11	TXFRMU10	TXFRMU9	TXFRMU8
Default	0	0	0	0	0	0	0	0
0337h:								
Bit #	07	06	05	04	03	02	01	00
Name	TXFRMU7	TXFRMU6	TXFRMU5	TXFRMU4	TXFRMU3	TXFRMU2	TXFRMU1	TXFRMU0
Default	0	0	0	0	0	0	0	0
	·							

**Bits 0 - 31: Frames Aborted Due to FIFO Under Run Counter (TXFRMU[0:31])** 32 bit value indicating the number of frames aborted due to FIFO under run. Each time a frame is aborted due to FIFO under run, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum frame rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

Register I Register I Register /	Description:	M	J.TxBdFrmC AC All Frame 38h (indirect	es Aborted C	ounter			
0338h:	31	30	20	28	27	26	25	24
Bit #	TXFRMBD31	30 TXFRMBD30	29 TXFRMBD29	Zo TXFRMBD28	Z7 TXFRMBD27	Z0 TXFRMBD26	25 TXFRMBD25	
Name	-							
Default	0	0	0	0	0	0	0	0
0339h:								
Bit #	23	22	21	20	19	18	17	16
Name	TXFRMBD23	TXFRMBD22	TXFRMBD21	TXFRMBD20	TXFRMBD19	TXFRMBD18	TXFRMBD17	TXFRMBD16
Default	0	0	0	0	0	0	0	0
033Ah:	033Ah:							
Bit #	15	14	13	12	11	10	09	08
Name	TXFRMBD15	TXFRMBD14	TXFRMBD13	TXFRMBD12	TXFRMBD11	TXFRMBD10	TXFRMBD9	TXFRMBD8
Default	0	0	0	0	0	0	0	0
033Bh:								
Bit #	07	06	05	04	03	02	01	00
Name	TXFRMBD7	TXFRMBD6	TXFRMBD5	TXFRMBD4	TXFRMBD3	TXFRMBD2	TXFRMBD1	TXFRMBD0
Default	0	0	0	0	0	0	0	0


**Bits 0 to 31: All Frames Aborted Counter (TXFRMBD[0:31])** 32 bit value indicating the number of frames aborted due to any reason. Each time a frame is aborted, this counter is incremented by 1. This counter resets only upon device reset, does not saturate, and rolls-over to zero upon reaching the maximum value. The user should ensure that the measurement period is less than the minimum length of time required for the counter to increment 2^32-1 times at the maximum frame rate. The user should store the value from the beginning of the measurement period for later calculations, and take into account the possibility of a rollover to occurring.

## **10 FUNCTIONAL TIMING**


## 10.1 Functional Serial I/O Timing

The Serial Interface provides flexible timing to interconnect with a wide variety of serial interfaces. TDEN is an input signal that can be used to enable or block the TSER data. The "shaded bits" are not clocked by the DS33Z11. The TDEN must occur one bit before the effected bit in the TSER stream. Note that polarity of the TDEN is selectable through LI.TSLCR. In the figure below, TDEN is active low , allowing the bits to clock and inactive high, causing the next data bit not be clocked. TCLK can be gapped as shown in the following figure. Similarly, the receiver function is governed by RCLKI, RDEN and RSER. RSER data will not be provided to the receiver for the bits blocked when RDEN is inactive. The RDEN polarity can be programmed by LI.RSLCR. The RDEN signal must be coincident with the RSER bit that needs to be blocked.


### Figure 10-1 TX Serial Interface Functional Timing



### Figure 10-2 RX Serial Interface Functional Timing




The DS33Z11 provides the TBSYNC signal as a byte boundary indication to an external interface when X.86 (LAPS) functionality is selected. The functional timing of TBSYNC is shown in the following figure. TBSYNC is active high on the last bit of the byte being shifted out, and occurs every 8 bits. For the serial receiver interface, RBSYNC is used to provide byte boundary indication to the DS33Z11 when X.86 (LAPS) mode is used. The functional timing is shown in Figure 10-3. In X.86 Mode, the receiver expects the RBSYNC byte indicator as shown in Figure 10-4.



#### Figure 10-3 Transmit Byte Sync Functional timing

### Figure 10-4 Receive Byte Sync Functional Timing




#### 10.2 MII and RMII Interfaces


The MII Interface Transmit Port has its own TX\_CLK and data interface. The data TXD [3:0] operates synchronously with TX\_CLK. The LSB is presented first. TX\_CLK should be 2.5 MHz for 10 Mbps operation and 25 MHz for 100 Mbps operation. TX\_EN is valid at the same time as the first byte of the preamble. In DTE Mode TX\_CLK is input from the external PHY. In DCE Mode, the DS33Z11 provides TX\_CLK, derived from an external reference (SYSCLKI).

In Half-Duplex (DTE) Mode, the DS33Z11 supports CRS and COL signals. CRS is active when the PHY detects transmit or receive activity. If there is a collision as indicated by the COL input, the DS33Z11 will replace the data nibbles with jam nibbles. After a "random" time interval, the packet is retransmitted. The MAC will try to send the packet a maximum of 16 times. The jam sequence consists of 55555555. Note that the COL signal and CRS can be asynchronous to the TX\_CLK and are only valid in half duplex mode.

Figure 10-5 MII Transmit Functional Timing




#### Figure 10-6 MII Transmit Half Duplex with a Collision Functional Timing




Receive Data (RXD[3:0]) is clocked from the external PHY synchronously with RX\_CLK. The RX\_CLK signal is 2.5 MHz for 10 Mbps operation and 25 MHz for 100 Mbps operation. RX\_DV is asserted by the PHY from the first nibble of the preamble in 100 Mbps operation or first nibble of SFD for 10 Mbps operation. The data on RXD[3:0] is not accepted by the MAC if RX\_DV is low or RX\_ERR is high (in DTE mode). RX\_ERR should be tied low when in DCE Mode.

### Figure 10-7 MII Receive Functional Timing




In RMII Mode, TX\_EN is high with the first bit of the preamble. The TXD[1:0] is synchronous with the 50 MHz REF\_CLK. For 10 Mbps operation, the data bit outputs are updated every 10 clocks.

#### Figure 10-8 RMII Transmit Interface Functional Timing



RMII Receive data on RXD[1:0] is expected to be synchronous with the rising edge of the 50 MHz REF\_CLK. The data is only valid if CRS\_DV is high. The external PHY asynchronously drives CRS\_DV low during carrier loss.


#### Figure 10-9 RMII Receive Interface Functional Timing



### 10.3 SPI Interface Mode and EEPROM Program Sequence

The DS33Z11 will act as an SPI Master when configured with MODEC[1:0] to read the configuration from an external Serial EEPROM, such as the Atmel AT25160A. The EEPROM must be programmed with the data structure shown in <u>Table 10-1</u>. The MOSI (Master Out Slave In) signal can be selectively output on the rising or falling edge of SPICK. The MISO data can be sampled on rising or falling edge of SPICK based on the CKPHA pin input. The SPICK is generated by the DS33Z11 at a frequency of 8.33 MHz, derived from an external SYSCLKI of 100 MHz. The initialization sequence is commenced immediately after power up reset or a rising edge of the RST input pin. The SPI master initiates a read with the instruction code 0000x011b; followed by the address location. The SPI\_CS is held low until the data addressed is read and latched. The DS33Z11 begins reading the EEPROM at address 0000h. Data is sequentially latched until the last data byte is read and latched.

The indirect MAC registers require a special program sequence at the end of the EEPROM file. Four MAC registers can be programmed in the EEPROM Mode: SU.MACCR, SU.MACMIIA, SU.MACMIID, and SU.MACFCR. All other indirect MAC registers do not need to be initialized for EEPROM mode operation. The indirect MAC registers are programmed using four separate seven-byte records from the EEPROM. An example is shown in <u>Table 10-2</u>.



#### Figure 10-10 SPI Master Functional Timing

### Table 10-1 EEPROM Program Memory Map

Functional Block	Address Range for Data in EEPROM (in hex)
Global Registers	000 to 03F
Arbiter Registers	040 to 07F
BERT Registers	080 to 0BF
Serial Interface Tx Registers	0C0 to 0FF
Serial Interface Rx Registers	100 to 13F
Ethernet Interface Registers	140 to 17F
MAC Register Write 1	180 to 186 (special for indirect addresses)
MAC Register Write 2	187 to 18D (special for indirect addresses)
MAC Register Write 3	18E to 194 (special for indirect addresses)
MAC Register Write 4	195 to 19B (special for indirect addresses)

## Table 10-2 EEPROM Program Sequence and Example for Indirect MAC Registers

EEPROM File Byte function	EEPROM Memory Location	Example EEPROM Address Location	Example Data, using MAC Register Write 1 to initialize MACCR
MAC Data Byte 1	Base + 00h	180h	2Ch - written to SU.MACWD0
MAC Data Byte 2	Base + 01h	181h	00h - written to SU.MACWD1
MAC Data Byte 3	Base + 02h	182h	04h - written to SU.MACWD2
MAC Data Byte 4	Base + 03h	183h	90h - written to SU.MACWD3
MAC Address Low	Base + 04h	184h	00h - written to SU.MACAWL
MAC Address High	Base + 05h	185h	00h - written to SU.MACAWH
MAC Write Command	Base + 06h	186h	<b>01h</b> - written to SU.MACRWC to initiate the indirect write

Note: Base EEPROM address of MAC instructions = 180h

# **11 OPERATING PARAMETERS**

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Lead with Respect to V <sub>SS</sub> (except V <sub>DD</sub> )	–0.5V to +5.5V
Supply Voltage Range (VDD3.3) with Respect to V <sub>SS</sub>	–0.3V to +3.6V
Supply Voltage Range (VDD1.8) with Respect to V <sub>SS</sub>	–0.3V to +2.0V
Ambient Operating Temperature Range	–40°C to +85°C
Junction Operating Temperature Range	–40°C to +125°C
Storage Temperature Range	–55°C to +125°C
Soldering Temperature	

These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability. Ambient Operating Temperature Range is assuming the device is mounted on a JEDEC standard test board in a convection-cooled JEDEC test enclosure.

Note: The "typ" values listed below are not production tested.

## Table 11-1 Recommended DC Operating Conditions

 $(VDD3.3 = 3.3V \pm 5\%, VDD1.8 = 1.8 \pm 5\% T_i = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logic 1	V <sub>IH</sub>		2.0		3.465	V
Logic 0	V <sub>IL</sub>		-0.3		+0.8	V
Supply (VDD3.3) ±5%	VDD3.3		3.135	3.300	3.465	V
Supply (VDD1.8) ±5%	VDD1.8		1.71	1.8	1.89	V

### **Table 11-2 DC Electrical Characteristics**

 $(VDD3.3 = 3.3V \pm 5\%, VDD1.8 = 1.8 \pm 5\% T_i = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O Supply Current (VDD3.3 = 3.465V)	I <sub>DDIO</sub>	(Notes 1, 2)		25		mA
Core Supply Current (VDD1.8 = 1.89)	IDDCORE	(Notes 1, 2)		30		mA
Power-Down Current (All DISABLE and Power-Down Bits Set)	I <sub>DDD</sub>	(Note 2)			90	mA
Lead Capacitance	C <sub>IO</sub>			7		pF
Input Leakage	I <sub>IL</sub>		-10		+10	μA
Input Leakage	$I_{ILP}$		-50		-10	μA
Output Leakage (when Hi-Z)	I <sub>LO</sub>		-10		+10	μA
Output Voltage (I <sub>OH</sub> = -4.0mA)	V <sub>OH</sub>	All Outputs	2.4			V
Output Voltage (I <sub>OL</sub> = +4.0mA)	V <sub>OL</sub>	All Outputs			0.4	V
Output Voltage (I <sub>OH</sub> = -8.0mA)	V <sub>OH</sub>	REF_CLKO	2.4			V
Output Voltage (I <sub>OL</sub> = +12.0mA)	V <sub>OL</sub>	TSER			0.4	V
	V <sub>IL</sub>				0.8	V
Input Voltage	V <sub>IH</sub>		2.0			V

Note 1: Typical power is 145mW.

Note 2: All outputs loaded with rated capacitance; all inputs between V<sub>DD</sub> and V<sub>SS</sub>; inputs with pullups connected to V<sub>DD</sub>.

# **11.1 Thermal Characteristics**

PARAMETER	MIN	ТҮР	МАХ
Ambient Temperature (Note 1)	-40°C		+85°C
Junction Temperature			+125°C
Theta-JA ( $\theta_{JA}$ ) in Still Air for 169-pin 14mm CSBGA (Note 2)		+52.7°C/W	
Theta-JA ( $\theta_{JA}$ ) in Still Air for 100-pin 10mm CSBGA (Note 2)		+47.1°C/W	

**Note 1:** The package is mounted on a four-layer JEDEC standard test board.

**Note 2:** Theta-JA ( $\theta_{JA}$ ) is the junction-to-ambient thermal resistance, when the package is mounted on a four-layer JEDEC standard test board.


11.2 Theta-JA vs. Airflow

AIR FLOW	THETA-JA					
(m/s)	169-Pin 14mm CSBGA (°C/W)	100-Pin 10mm CSBGA (°C/W)				
0	52.7	47.1				
1	45.8	40.8				
2.5	43.8	38.4				

# 11.3 Transmit MII Interface

PARAMETER	SYMBOL	10 Mbps			100 Mbps			UNITS
	STWDUL	MIN	TYP	МАХ	MIN	TYP	MAX	UNITS
TX_CLK Period	t1		400			40		ns
TX_CLK Low Time	t2	140		260	14		26	ns
TX_CLK High Time	t3	140		260	14		26	ns
TX_CLK to TXD, TX_EN Delay	t4	0		20	0		20	ns


Figure 11-1 Transmit MII Interface



# 11.4 Receive MII Interface

PARAMETER	SYMBOL	10 Mbps			100 Mbps			UNITS
FANAMETER	STWDUL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RX_CLK Period	t5		400			40		ns
RX_CLK Low Time	t6	140		260	14		26	ns
RX_CLK High Time	t7	140		260	14		26	ns
RXD, RX_DV to RX_CLK Setup Time	t8	5			5			ns
RX_CLK to RXD, RX_DV Hold Time	t9	5			5			ns


# Figure 11-2 Receive MII Interface Timing



# 11.5 Transmit RMII Interface

PARAMETER	SYMBOL	10 Mbps			100 Mbps			UNITS
PARAMETER	STIVIDOL	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
REF_CLK Frequency			50MHz, ±50ppm			50MHz, ±50ppm		
REF_CLK Period	t1		20			20		ns
REF_CLK Low Time	t2	7		13	7		13	ns
REF_CLK High Time	t3	7		13	7		13	ns
REF_CLK to TXD, TX_EN Delay	t4	5		10	5		10	ns


# Figure 11-3 Transmit RMII Interface



# 11.6 Receive RMII Interface

PARAMETER	SYMBOL		10 Mbps			100 Mbps		UNITS
PARAMETER	STWIDOL	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
REF_CLK Frequency			50MHz, ±50ppm			50MHz, ±50ppm		
REF_CLK Period	t1		20			20		ns
REF_CLK Low Time	t2	7		13	7		13	ns
REF_CLK High Time	t3	7		13	7		13	ns
RXD, CRS_DV to REF_CLK Setup Time	t8	5			5			ns
REF_CLK to RXD, CRS_DV Hold Time	t9	5			5			ns


# Figure 11-4 Receive RMII Interface Timing




# 11.7 MDIO Interface

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
MDC Frequency			1.67		MHz
MDC Period	t1	540	600	660	ns
MDC Low Time	t2	270	300	330	ns
MDC High Time	t3	270	300	330	ns
MDC to MDIO Output Delay	t4	20		10	ns
MDIO Setup Time	t5	10			ns
MDIO Hold Time	t6	20			ns

# Figure 11-5 MDIO Timing






PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
TCLKI Frequency				52	MHz
TCLKI Period	t1	19.2			ns
TCLKI Low Time	t2	8			ns
TCLKI High Time	t3	8			ns
TCLKI to TSER Output Delay	t4			10	ns
TSYNC Setup Time	t5	7			ns
TSYNC Hold Time	t6	7			ns

# 11.8 Transmit WAN Interface


# Figure 11-6 Transmit WAN Timing



PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
RCLKI Frequency				52	MHz
RCLKI Period	t1	19.2			ns
RCLKI Low Time	t2	8			ns
RCLKI High Time	t3	8			ns
RSER Setup Time	t4	7			ns
RDEN Setup Time	t4	7			ns
RBSYNC Setup Time	t4	7			ns
RDEN Setup Time	t4	7			ns
RBSYNC Setup Time	t4	7			ns
RSER Hold Time	t5	2			ns
RBSYNC Hold Time	t5	2			ns
RDEN Hold Time	t5	2			ns
RBSYNC Hold Time	t5	2			ns

# 11.9 Receive WAN Interface


# Figure 11-7 Receive WAN Timing



# 11.10 SDRAM Timing

# Table 11-3 SDRAM Interface Timing

			100 MHz				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS		
SDCLKO Period	t1	9.7	10	10.3	ns		
SDCLKO Duty Cycle	t2	4		6	ns		
SDCLKO to SDATA Valid; Write to SDRAM	t3			7	ns		
SDCLKO to SDATA Drive On; Write to SDRAM	t4	4			ns		
SDCLKO to SDATA Invalid; Write to SDRAM	t5	3			ns		
SDCLKO to SDATA Drive Off; Write to SDRAM	t6			4	ns		
SDATA to SDCLKO Setup Time; Read from SDRAM	t7	2			ns		
SDCLKO to SDATA Hold Time; Read from SDRAM	t8			2	ns		
SDCLKO to SRAS, SCAS, SWE, SDCS Active; Read or Write to SDRAM	t9			5	ns		
SDCLKO to SRAS, SCAS, SWE, SDCS Inactive; Read or Write to SDRAM	t10	2			ns		
SDCLKO to SDA, SBA Valid; Read or Write to SDRAM	t11			7	ns		
SDCLKO to SDA, SBA Invalid; Read or Write to SDRAM	t12	2			ns		
SDCLKO to SDMASK Valid; Read or Write to SDRAM	t13			5	ns		
SDCLKO to SDMASK Invalid; Read or Write to SDRAM	t14	2			ns		



## Figure 11-8 SDRAM Interface Timing

# 11.11 AC Characteristics—Microprocessor Bus Timing

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
Setup Time for A[12:0] Valid to $\overline{\mathrm{CS}}$ Active	t1	0			ns
Setup Time for $\overline{CS}$ Active to Either $\overline{RD}$ or $\overline{WR}$ Active	t2	0			ns
Delay Time from Either $\overline{RD}$ or $\overline{DS}$ Active to DATA[7:0] Valid	t3			75	ns
Hold Time from Either $\overline{RD}$ or $\overline{WR}$ Inactive to $\overline{CS}$ Inactive	t4	0			ns
Hold Time from $\overline{CS}$ or $\overline{RD}$ or $\overline{DS}$ Inactive to DATA[7:0] Tri-state	t5	5		20	ns
Wait Time from $R\overline{W}$ Active to Latch Data	t6	80			ns
Data Setup Time to $\overline{\mathrm{DS}}$ Active	t7	10			ns
Data Hold Time from $R\overline{W}$ Inactive	t8	2			ns
Address Hold from $R\overline{W}$ Inactive	t9	0			ns
Write Access to Subsequent Write/Read Access Delay Time	t10	80			ns

 $(VDD3 3 = 3 3V + 5\% VDD1 8 = 1.8 + 5\% T_{2} = -40^{\circ}C t_{0} + 85^{\circ}C$ 





Figure 11-9 Intel Bus Read Timing (HWMODE = 0, MODEC = 00)

Figure 11-10 Intel Bus Write Timing (HWMODE = 0, MODEC = 00)







Figure 11-11 Motorola Bus Read Timing (HWMODE = 0, MODEC = 01)






PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
SPICK Period	t1		120		ns
SPICK Low Time	t2	55		65	ns
SPICK High Time	t3	55		65	ns
MOSI Setup Delay	t4	50			ns
MISO Hold	t5	50			ns
MISO Setup	Т6	10			ns
MISO Hold	Τ7	10			ns
SPI_CS Hold	Т8	60			ns

# 11.12 EEPROM Interface Timing

# Figure 11-13 EEPROM Interface Timing




# 11.13 JTAG Interface Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
JTCLK Clock Period	t1		1000		ns
JTCLK Clock High: Low Time (Note 1)	t2:t3	50	500		ns
JTCLK to JTDI, JTMS Setup Time	t4	2			ns
JTCLK to JTDI, JTMS Hold Time	t5	2			ns
JTCLK to JTDO Delay	t6	2		50	ns
JTCLK to JTDO HIZ Delay	t7	2		50	ns
JTRST Width Low Time	t8	100			ns

(VDD3.3 =  $3.3V \pm 5\%$ , VDD1.8 =  $1.8 \pm 5\%$ ; T<sub>i</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C.)

**Note 1:** Clock can be stopped high or low.





# **12 JTAG INFORMATION**

The device supports the standard instruction codes SAMPLE:PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. See <u>Table 12-1</u>. The DS33Z11 contains the following as required by IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture.

Test Access Port (TAP) TAP Controller Instruction Register Bypass Register Boundary Scan Register Device Identification Register

The Test Access Port has the necessary interface pins: JTRST, JTCLK, JTMS, JTDI, and JTDO. See the pin descriptions for details. Refer to IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994 for details about the Boundary Scan Architecture and the Test Access Port.




Figure 12-1 JTAG Functional Block Diagram

## 12.1 JTAG TAP Controller State Machine Description

This section covers the details on the operation of the Test Access Port (TAP) Controller State Machine. The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK.

### **TAP Controller State Machine**

The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK. See Figure 12-2 for a diagram of the state machine operation.

### Test-Logic-Reset

Upon power-up, the TAP Controller is in the Test-Logic-Reset state. The Instruction register will contain the IDCODE instruction. All system logic of the device will operate normally.

### Run-Test-Idle

The Run-Test-Idle is used between scan operations or during specific tests. The Instruction register and test registers will remain idle.

#### Select-DR-Scan

All test registers retain their previous state. With JTMS LOW, a rising edge of JTCLK moves the controller into the Capture-DR state and will initiate a scan sequence. JTMS HIGH during a rising edge on JTCLK moves the controller to the Select-IR-Scan state.

#### Capture-DR

Data may be parallel-loaded into the test data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the test register will remain at its current value. On the rising edge of JTCLK, the controller will go to the Shift-DR state if JTMS is LOW or it will go to the Exit1-DR state if JTMS is HIGH.

#### Shift-DR

The test data register selected by the current instruction is connected between JTDI and JTDO and will shift data one stage towards its serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it will maintain its previous state.

#### Exit1-DR

While in this state, a rising edge on JTCLK will put the controller in the Update-DR state, which terminates the scanning process, if JTMS is HIGH. A rising edge on JTCLK with JTMS LOW will put the controller in the Pause-DR state.

#### Pause-DR

Shifting of the test registers is halted while in this state. All test registers selected by the current instruction will retain their previous state. The controller will remain in this state while JTMS is LOW. A rising edge on JTCLK with JTMS HIGH will put the controller in the Exit2-DR state.

#### Exit2-DR

A rising edge on JTCLK with JTMS HIGH while in this state will put the controller in the Update-DR state and terminate the scanning process. A rising edge on JTCLK with JTMS LOW will enter the Shift-DR state.

### Update-DR

A falling edge on JTCLK while in the Update-DR state will latch the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register.

### Select-IR-Scan

All test registers retain their previous state. The instruction register will remain unchanged during this state. With JTMS LOW, a rising edge on JTCLK moves the controller into the Capture-IR state and will initiate a scan sequence for the instruction register. JTMS HIGH during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

#### Capture-IR

The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is HIGH on the rising edge of JTCLK, the controller will enter the Exit1-IR state. If JTMS is LOW on the rising edge of JTCLK, the controller will enter the Shift-IR state.

### Shift-IR

In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK towards the serial output. The parallel register, as well as all test registers, remains at their previous states. A rising edge on JTCLK with JTMS HIGH will move the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS LOW will keep the controller in the Shift-IR state while moving data one stage thorough the instruction shift register.

### Exit1-IR

A rising edge on JTCLK with JTMS LOW will put the controller in the Pause-IR state. If JTMS is HIGH on the rising edge of JTCLK, the controller will enter the Update-IR state and terminate the scanning process.

### Pause-IR


Shifting of the instruction shift register is halted temporarily. With JTMS HIGH, a rising edge on JTCLK will put the controller in the Exit2-IR state. The controller will remain in the Pause-IR state if JTMS is LOW during a rising edge on JTCLK.

#### Exit2-IR

A rising edge on JTCLK with JTMS LOW will put the controller in the Update-IR state. The controller will loop back to Shift-IR if JTMS is HIGH during a rising edge of JTCLK in this state.

#### Update-IR

The instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS held low will put the controller in the Run-Test-Idle state. With JTMS HIGH, the controller will enter the Select-DR-Scan state.



## Figure 12-2 TAP Controller State Diagram

# **12.2 Instruction Register**

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register is connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS LOW will shift the data one stage towards the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS HIGH will move the controller to the Update-IR state. The falling edge of that same JTCLK will latch the data in the instruction shift register to the instruction parallel output. Instructions supported by the DS33Z11 and its respective operational binary codes are shown in Table 12-1.

INSTRUCTION	SELECTED REGISTER	INSTRUCTION CODES
SAMPLE:PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Bypass	011
HIGHZ	Bypass	100
IDCODE	Device Identification	001

### Table 12-1 Instruction Codes for IEEE 1149.1 Architecture

### 12.2.1 SAMPLE:PRELOAD

This is a mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The digital I/Os of the device can be sampled at the boundary scan register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE:PRELOAD also allows the device to shift data into the boundary scan register via JTDI using the Shift-DR state.

### 12.2.2 BYPASS

When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the one-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

### 12.2.3 EXTEST

This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins are driven. The boundary scan register is connected between JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.

### 12.2.4 CLAMP

All digital outputs of the device will output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.

### 12.2.5 HIGHZ

All digital outputs of the device are placed in a high-impedance state. The BYPASS register is connected between JTDI and JTDO.

#### 12.2.6 IDCODE

When the IDCODE instruction is latched into the parallel instruction register, the identification test register is selected. The device identification code is loaded into the identification register on the rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output. The ID code will always have a '1' in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version.

# 12.3 JTAG ID Codes

### Table 12-2 ID Code Structure

DEVICE	REVISION ID[31:28]	DEVICE CODE ID[27:12]	MANUFACTURER'S CODE ID[11:1]	REQUIRED ID[0]
DS33Z11	0000	0000 0000 0110 0001	000 1010 0001	1

### 12.4 Test Registers

IEEE 1149.1 requires a minimum of two test registers; the bypass register and the boundary scan register. An optional test register has been included with the DS33Z11 design. This test register is the identification register and is used in conjunction with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

### 12.5 Boundary Scan Register

This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is n bits in length.

### 12.6 Bypass Register

This is a single one-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ instructions, which provides a short path between JTDI and JTDO.


### **12.7 Identification Register**

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.

## 12.8 JTAG Functional Timing

This functional timing for the JTAG circuits shows:

- The JTAG controller starting from reset state
- Shifting out the first 4 LSB bits of the IDCODE
- Shifting in the BYPASS instruction (111) while shifting out the mandatory X01 pattern
- Shifting the TDI pin to the TDO pin through the bypass shift register
- An asynchronous reset occurs while shifting





## Figure 12-3 JTAG Functional Timing

# **13 PACKAGE INFORMATION**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="http://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)







13.2 Package Outline Drawing of 100-Ball CSBGA (DS33ZH11 Only)

# **14 REVISION HISTORY**

REVISION		DESCRIPTION	
	021805	New Product Release	

169 of 169

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2005 Maxim Integrated Products • Printed USA

DALLAS MAXIM are registered trademarks of Maxim Integrated Products, Inc., and Dallas Semiconductor Corporation.